From patchwork Wed Feb 17 11:21:20 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Robert Foss X-Patchwork-Id: 383818 Delivered-To: patch@linaro.org Received: by 2002:a02:c80e:0:0:0:0:0 with SMTP id p14csp2722574jao; Wed, 17 Feb 2021 03:35:11 -0800 (PST) X-Google-Smtp-Source: ABdhPJw1GuPmyg8fC9MV9upUkt1dk2vI2jKEEYGULgTGA0aABrU5N048hXZAzTmqWqWOohk5BjF4 X-Received: by 2002:a17:906:503:: with SMTP id j3mr24936257eja.172.1613561711490; Wed, 17 Feb 2021 03:35:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1613561711; cv=none; d=google.com; s=arc-20160816; b=Bhfl2ixwWi95onVE8Qomw0ZKY4nGk0UWrLxTvVDR1b5Rf0m7fSSZSmUrpI9td1frY3 GhG8RfrsLsDEHVrt4XeKnLd+OqFiydjCmNQ3Xj6V7+fuzLWCAZ2McgOcmvYXC9tae1gI dEOoJIqh5b2bbNCnVilZ0HEeYBrCwb8whvumC5bztoC9iIS72nfqBprToW1C5duKfwDj SpwnhdVX/lce2qiw9Y1KZ0kQRh59r7/dPssU3cBVWTYLv6SBROJuf3SpJC+fJZ7e2ArY +3gYOTMk0ruuv3cW4vWfqMGJOtrCoZFsvpHQ/9lkm7DZA8r9crxOPI1hMQMXVqgS8aqF VuZw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=286RxVm6s4VDjxxxqjBmiZOHysbJWKqcglXnnU7P2aM=; b=f88VgIjtOyxwJrghSSLdzDlnimGFc5H1mffm6GpeKDrAWLO3QpX5lpiqugUmKkqtbk U2W28rOFaNalfPHfVR1+GK0ou69rR4QXEzfpnafr804efoe2XSY24BZ/RykjcghR7Bj3 w8y1TcGiXI0QqRvRvLcGpEspdArwmZpmSExWHxrEsCsdrDVcT9mW9b1HsrCg4xf4vRRe 6T9JXilCBYoAuUT8JxQV/NiTvowR9LdkkyVLxCFsP9dYMHof8uJHJTWZiuBbgiNOhWTQ g905JBpN6dh0i5wHP8ox5fkqtS5fjyQPyJszYYBr/W3gNkeUa7LQ4XOmONgFNTP6BFVy r+zw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=RT+TLiem; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h91si1129547edd.384.2021.02.17.03.35.11; Wed, 17 Feb 2021 03:35:11 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=RT+TLiem; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232110AbhBQLbH (ORCPT + 6 others); Wed, 17 Feb 2021 06:31:07 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38008 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232154AbhBQL2z (ORCPT ); Wed, 17 Feb 2021 06:28:55 -0500 Received: from mail-ej1-x635.google.com (mail-ej1-x635.google.com [IPv6:2a00:1450:4864:20::635]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6AD70C0698E0 for ; Wed, 17 Feb 2021 03:22:32 -0800 (PST) Received: by mail-ej1-x635.google.com with SMTP id w1so21372174ejf.11 for ; Wed, 17 Feb 2021 03:22:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=286RxVm6s4VDjxxxqjBmiZOHysbJWKqcglXnnU7P2aM=; b=RT+TLiemYSV6Bdv01L3qpnE8UMbo+Ye/dyePdVd52B4MSJjWLz1MjQq8ouonPLP97e iXKj3ICIQXFQc6JwE28xp9MBoGbrMSZ0U57SKisMqGy+76qOBmBvYQfxNwfFL2qqCSiA a/PusaOEmficDbWnyrHPqWyVLYZQ6Nim3JaK/eJgFyMbjjuaz/vNhA2TtiCu/F03sJT6 EETixLedfd+D8it1ZZ0imHEynDsHRXMo+ILYov0GMtXDKDB/i85TOYqJm0xJ/gtymkAu 0LDOFPRNOLexAsRHcIjsdmSNP1O/cwMwBPTJBjVrCiWxNxBmTTBZEsZaS/ZsM4PDTehI a1Vw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=286RxVm6s4VDjxxxqjBmiZOHysbJWKqcglXnnU7P2aM=; b=m7qPFkZa4chbUee1iSUy+VLK0vSDib/jVqBhwDWwh6CkGOuuwC5m2TCiqAx2e9XEeW aGZuFbGg5bL/p4gcufkrOH17/35wG09BVbtp7YdQfRky7CXL6nI6ILF6V0NVCS1L99f3 /cVXHViPkC2cEf1RQMnr7UUeJxluYwqAu8QzvOG7ZdXvqGipMPfTooUbHwx3S3TiUQ6A MhP2gwGqqGZcgkm9CnEdbg/p7j/9GuMrZUVJ0ohRSFySqmtmnNv4kIfL2gilWT/sDoIc 96epgQpRk+/EJCMXfqTuPTArzAmPBF42kOY5z9lL5LX4rODGYNrNYRvcpzVJlvlWWcUr 1dQw== X-Gm-Message-State: AOAM531jgzWs94hcQmIubcNlAEADBHkm6F5HvpB9hXdbeO5Rrwa6kd5f qtA6t+FFc//V/Q/FPkeL+vngdpfMeQI6Pw== X-Received: by 2002:a17:906:380b:: with SMTP id v11mr13515904ejc.183.1613560951201; Wed, 17 Feb 2021 03:22:31 -0800 (PST) Received: from localhost.localdomain ([2a02:2450:102f:d6a:4815:d4dc:ff5a:704a]) by smtp.gmail.com with ESMTPSA id h10sm934344edk.45.2021.02.17.03.22.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Feb 2021 03:22:30 -0800 (PST) From: Robert Foss To: agross@kernel.org, bjorn.andersson@linaro.org, robert.foss@linaro.org, todor.too@gmail.com, mchehab@kernel.org, robh+dt@kernel.org, angelogioacchino.delregno@somainline.org, linux-arm-msm@vger.kernel.org, linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, AngeloGioacchino Del Regno , Sakari Ailus , Nicolas Boichat , Andrey Konovalov Cc: Rob Herring , Tomasz Figa , Azam Sadiq Pasha Kapatrala Syed , Sarvesh Sridutt , Laurent Pinchart , Jonathan Marek Subject: [PATCH v5 20/22] arm64: dts: sdm845: Add CAMSS ISP node Date: Wed, 17 Feb 2021 12:21:20 +0100 Message-Id: <20210217112122.424236-21-robert.foss@linaro.org> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20210217112122.424236-1-robert.foss@linaro.org> References: <20210217112122.424236-1-robert.foss@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add the camss dt node for sdm845. Signed-off-by: Robert Foss --- arch/arm64/boot/dts/qcom/sdm845.dtsi | 135 +++++++++++++++++++++++++++ 1 file changed, 135 insertions(+) -- 2.27.0 Reviewed-by: Andrey Konovalov diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index bcf888381f14..4fe93c69908a 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -3911,6 +3911,141 @@ videocc: clock-controller@ab00000 { #reset-cells = <1>; }; + camss: camss@a00000 { + compatible = "qcom,sdm845-camss"; + + reg = <0 0xacb3000 0 0x1000>, + <0 0xacba000 0 0x1000>, + <0 0xacc8000 0 0x1000>, + <0 0xac65000 0 0x1000>, + <0 0xac66000 0 0x1000>, + <0 0xac67000 0 0x1000>, + <0 0xac68000 0 0x1000>, + <0 0xacaf000 0 0x4000>, + <0 0xacb6000 0 0x4000>, + <0 0xacc4000 0 0x4000>; + reg-names = "csid0", + "csid1", + "csid2", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy3", + "vfe0", + "vfe1", + "vfe_lite"; + + interrupts = , + , + , + , + , + , + , + , + , + ; + interrupt-names = "csid0", + "csid1", + "csid2", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy3", + "vfe0", + "vfe1", + "vfe_lite"; + + power-domains = <&clock_camcc IFE_0_GDSC>, + <&clock_camcc IFE_1_GDSC>, + <&clock_camcc TITAN_TOP_GDSC>; + + clocks = <&clock_camcc CAM_CC_CAMNOC_AXI_CLK>, + <&clock_camcc CAM_CC_CPAS_AHB_CLK>, + <&clock_camcc CAM_CC_CPHY_RX_CLK_SRC>, + <&clock_camcc CAM_CC_IFE_0_CSID_CLK>, + <&clock_camcc CAM_CC_IFE_0_CSID_CLK_SRC>, + <&clock_camcc CAM_CC_IFE_1_CSID_CLK>, + <&clock_camcc CAM_CC_IFE_1_CSID_CLK_SRC>, + <&clock_camcc CAM_CC_IFE_LITE_CSID_CLK>, + <&clock_camcc CAM_CC_IFE_LITE_CSID_CLK_SRC>, + <&clock_camcc CAM_CC_CSIPHY0_CLK>, + <&clock_camcc CAM_CC_CSI0PHYTIMER_CLK>, + <&clock_camcc CAM_CC_CSI0PHYTIMER_CLK_SRC>, + <&clock_camcc CAM_CC_CSIPHY1_CLK>, + <&clock_camcc CAM_CC_CSI1PHYTIMER_CLK>, + <&clock_camcc CAM_CC_CSI1PHYTIMER_CLK_SRC>, + <&clock_camcc CAM_CC_CSIPHY2_CLK>, + <&clock_camcc CAM_CC_CSI2PHYTIMER_CLK>, + <&clock_camcc CAM_CC_CSI2PHYTIMER_CLK_SRC>, + <&clock_camcc CAM_CC_CSIPHY3_CLK>, + <&clock_camcc CAM_CC_CSI3PHYTIMER_CLK>, + <&clock_camcc CAM_CC_CSI3PHYTIMER_CLK_SRC>, + <&gcc GCC_CAMERA_AHB_CLK>, + <&gcc GCC_CAMERA_AXI_CLK>, + <&clock_camcc CAM_CC_SLOW_AHB_CLK_SRC>, + <&clock_camcc CAM_CC_SOC_AHB_CLK>, + <&clock_camcc CAM_CC_IFE_0_AXI_CLK>, + <&clock_camcc CAM_CC_IFE_0_CLK>, + <&clock_camcc CAM_CC_IFE_0_CPHY_RX_CLK>, + <&clock_camcc CAM_CC_IFE_0_CLK_SRC>, + <&clock_camcc CAM_CC_IFE_1_AXI_CLK>, + <&clock_camcc CAM_CC_IFE_1_CLK>, + <&clock_camcc CAM_CC_IFE_1_CPHY_RX_CLK>, + <&clock_camcc CAM_CC_IFE_1_CLK_SRC>, + <&clock_camcc CAM_CC_IFE_LITE_CLK>, + <&clock_camcc CAM_CC_IFE_LITE_CPHY_RX_CLK>, + <&clock_camcc CAM_CC_IFE_LITE_CLK_SRC>; + clock-names = "camnoc_axi", + "cpas_ahb", + "cphy_rx_src", + "csi0", + "csi0_src", + "csi1", + "csi1_src", + "csi2", + "csi2_src", + "csiphy0", + "csiphy0_timer", + "csiphy0_timer_src", + "csiphy1", + "csiphy1_timer", + "csiphy1_timer_src", + "csiphy2", + "csiphy2_timer", + "csiphy2_timer_src", + "csiphy3", + "csiphy3_timer", + "csiphy3_timer_src", + "gcc_camera_ahb", + "gcc_camera_axi", + "slow_ahb_src", + "soc_ahb", + "vfe0_axi", + "vfe0", + "vfe0_cphy_rx", + "vfe0_src", + "vfe1_axi", + "vfe1", + "vfe1_cphy_rx", + "vfe1_src", + "vfe_lite", + "vfe_lite_cphy_rx", + "vfe_lite_src"; + + iommus = <&apps_smmu 0x0808 0x0>, + <&apps_smmu 0x0810 0x8>, + <&apps_smmu 0x0c08 0x0>, + <&apps_smmu 0x0c10 0x8>; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + }; + }; + cci: cci@ac4a000 { compatible = "qcom,sdm845-cci"; #address-cells = <1>;