From patchwork Fri Mar 12 12:00:04 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 398598 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp1132916jai; Fri, 12 Mar 2021 04:01:19 -0800 (PST) X-Google-Smtp-Source: ABdhPJzoYg7PEykps6ogVEEMp7aoIMNU1DUpTmICAqV9lQbPTTVZZ/Gw0AeIqVmawfUdzQ/Ub7Mu X-Received: by 2002:a17:906:5295:: with SMTP id c21mr8097673ejm.67.1615550479572; Fri, 12 Mar 2021 04:01:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615550479; cv=none; d=google.com; s=arc-20160816; b=RHralPdAeYhzBBGBvscQW/8m39+3Bmk5y8VEXsO5rLtiR9H94cNdDpP+k02D6e2heV I1P4bad2HXhUmzoyGRJINHpyveFUdQy7pyc7PZ+1dW6TqCEyzuV76mJXUH/oZ73N9/51 zSQ4XQzOn19hdutl0qI71MV3/rl4BAmQlzQ/AaXIhz8NTe3YKNUmJDU6Y8YBTZP5BQMw b86Uv28Z4lKAiie4r5mfQSdKm6PswdFqS6Goe+J/P/WNkIki06oHuimOI1vSPzVluaCH Lna+0sp/475wUEnKr5+AMRpbLQbxxSfTIuXB3VcccregXoNyz4bzBw28L2N+QJbZyyee /ZCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=q5UMSCe0vmgofjLfGXC2dqndVDx3SCra42urjGkx2FI=; b=kZFytC1bAVACN4PCwaHQWo82V5IWS0AVNArAq8LuhUoXHOPIPHj/p5EiHyy4rsfruX FkF7GCV+tiYpew7iemowU4629F2RyI5WJsFDLSqSVE0+gjPwUazK3W9fnf0dj/m9Kjdq C0TUq8/fUITGWH0XQPtvhdn8WfMlNQ5RysP4gWKrtg5J+SLP6vfCeFpojXa4/kUibQ/O yqwnOCs766//+4d8uA8+rQhaKZS3mSUTKnkX9ZGFE0Kk6YU3STZaBWefqptx5iKID3AV 4dzGRYUlhImPugiUzKo9SCQU9QRRursmeplrqyOOE1fqcY0Vx5rIaxAQtcvQ/ho+UXY/ GjTA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Nt9ZBV3n; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n20si3843636ejx.104.2021.03.12.04.01.19; Fri, 12 Mar 2021 04:01:19 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Nt9ZBV3n; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231379AbhCLMAu (ORCPT + 6 others); Fri, 12 Mar 2021 07:00:50 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55136 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229909AbhCLMA3 (ORCPT ); Fri, 12 Mar 2021 07:00:29 -0500 Received: from mail-wm1-x336.google.com (mail-wm1-x336.google.com [IPv6:2a00:1450:4864:20::336]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A97DCC061761 for ; Fri, 12 Mar 2021 04:00:28 -0800 (PST) Received: by mail-wm1-x336.google.com with SMTP id j4-20020a05600c4104b029010c62bc1e20so15038410wmi.3 for ; Fri, 12 Mar 2021 04:00:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=q5UMSCe0vmgofjLfGXC2dqndVDx3SCra42urjGkx2FI=; b=Nt9ZBV3nfcXevgLOhmcv3mpcPVnLP6rZ1H0C09HFJfJtby13DIfhYUYaGYGm4s6rW7 D+ky2wsBj3cfmw8DTRi52RAOwccl6WfgDFxOjCKSghzT7xvvkYDcyCWiuuNiyvxRpj7y 5eeMUVEkF8AU7Xe/TrlSPw1GMFtMFvc2nWTj2MWQhGsoKx/7+CwZlG6fMQf00mzFKqrr AkrSpa1he6GRmqssvShKBz1p4KF3Mh8TuJWdciUYh+fhu4K4QN8+HVN9O9duSje8MSLy oNt2CXgBch/3YXCXrvMTmKGPYvsjQFa6lTQOorWRAsDCPgPR5x8K2zhn0YiP7uQvZwdE Ns7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=q5UMSCe0vmgofjLfGXC2dqndVDx3SCra42urjGkx2FI=; b=jL+GglkBATU/BRsIOgcQ2BGrNtpVTOXWzutaiyac5jsm0PRbF5aUMCOXRtvVema2o5 slKSuCUlst5mvRDsj+Sj/dCpYcjOc46FuYM0W9LF+dRAJ8oB65G5XJA6/nyki1HRdEDd TrSNWkv/ny0WGJbjCCPV2g1tWK8Lihr9ydWCFIOsIIpQjXF19MaSbkOya9tW7qI6sOD/ zK/ShtBURPHK00uGiviV2Or7H/cZ6ztMryLCD3crjBsm4CecFoAeZW374ybhOtrog8aL IbCqUjkgK4gTteMpEEYB8M9/NmPNMFJiP2SBj7N/8eifnSaScfkW2U+hhMsDbxhv8Cpe f6pw== X-Gm-Message-State: AOAM533uyHnlwCK58o6MkpS2RmQQZ8XKQ9K474ddHaFEijniNeblEeDK 7idVniFckJTjdVW5NfUBTcPrZw== X-Received: by 2002:a1c:4c17:: with SMTP id z23mr12918925wmf.17.1615550427439; Fri, 12 Mar 2021 04:00:27 -0800 (PST) Received: from srini-hackbox.lan (cpc86377-aztw32-2-0-cust226.18-1.cable.virginm.net. [92.233.226.227]) by smtp.gmail.com with ESMTPSA id h25sm2268315wml.32.2021.03.12.04.00.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Mar 2021 04:00:27 -0800 (PST) From: Srinivas Kandagatla To: vkoul@kernel.org Cc: yung-chuan.liao@linux.intel.com, pierre-louis.bossart@linux.intel.com, sanyog.r.kale@intel.com, alsa-devel@alsa-project.org, linux-kernel@vger.kernel.org, robh@kernel.org, devicetree@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v4 4/9] soundwire: qcom: start the clock during initialization Date: Fri, 12 Mar 2021 12:00:04 +0000 Message-Id: <20210312120009.22386-5-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20210312120009.22386-1-srinivas.kandagatla@linaro.org> References: <20210312120009.22386-1-srinivas.kandagatla@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Start the clock during initialization, doing this explicitly will add more clarity when we are adding clock stop feature. Signed-off-by: Srinivas Kandagatla --- drivers/soundwire/qcom.c | 3 +++ 1 file changed, 3 insertions(+) -- 2.21.0 diff --git a/drivers/soundwire/qcom.c b/drivers/soundwire/qcom.c index 43ec22a5e332..2bcb4362f0e0 100644 --- a/drivers/soundwire/qcom.c +++ b/drivers/soundwire/qcom.c @@ -47,6 +47,8 @@ #define SWRM_MCP_FRAME_CTRL_BANK_ADDR(m) (0x101C + 0x40 * (m)) #define SWRM_MCP_FRAME_CTRL_BANK_COL_CTRL_BMSK GENMASK(2, 0) #define SWRM_MCP_FRAME_CTRL_BANK_ROW_CTRL_BMSK GENMASK(7, 3) +#define SWRM_MCP_BUS_CTRL 0x1044 +#define SWRM_MCP_BUS_CLK_START BIT(1) #define SWRM_MCP_CFG_ADDR 0x1048 #define SWRM_MCP_CFG_MAX_NUM_OF_CMD_NO_PINGS_BMSK GENMASK(21, 17) #define SWRM_DEF_CMD_NO_PINGS 0x1f @@ -343,6 +345,7 @@ static int qcom_swrm_init(struct qcom_swrm_ctrl *ctrl) u32p_replace_bits(&val, SWRM_DEF_CMD_NO_PINGS, SWRM_MCP_CFG_MAX_NUM_OF_CMD_NO_PINGS_BMSK); ctrl->reg_write(ctrl, SWRM_MCP_CFG_ADDR, val); + ctrl->reg_write(ctrl, SWRM_MCP_BUS_CTRL, SWRM_MCP_BUS_CLK_START); /* Configure number of retries of a read/write cmd */ if (ctrl->version > 0x01050001) { /* Only for versions >= 1.5.1 */