From patchwork Wed May 26 18:48:34 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 448221 Delivered-To: patch@linaro.org Received: by 2002:a02:7a1b:0:0:0:0:0 with SMTP id a27csp5489980jac; Wed, 26 May 2021 11:48:47 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy91cgwNIE9coYcbx0AT5sdxPHxm/YKhPgh8xoPdu/Th5otld2OgaYKkPXekPPsZki1/lCS X-Received: by 2002:a92:1901:: with SMTP id 1mr19446299ilz.237.1622054927769; Wed, 26 May 2021 11:48:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622054927; cv=none; d=google.com; s=arc-20160816; b=yTD0cEKfKnI+l247j2HiGYFgMTLHYSAPPzkrZ8JdVj3jCjgh6Oz9mx7mn1Yj1vYfpo xSow+LXIugcjY9qWnTiX5muHgtrpd/LHrm7dfO93foSJyZfC6301+cU7ukwDEPcIaACz 8PWz9DzDsTb6nHitLwTszVUjiktMRCva2imh5qxx8AJH4Fia1IY26is5lLMDizH6BK6B SAWkoXn90r617T39837V9RIEku7gG3OIeM17rSzI+qUZ72LE1hRDOAmtbtyL+TeZpCxt Ao7RU4CH8hHKXt65FFPKVQQCsDFCl1+FFVtI6NMNsDUTVoxYKg9+MNhovoDEuD1uoF2P lyrA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=CXgdAQp8/SwFmLInUVTGGyEAMwT4zmJfF17IH/irWI4=; b=mDVK9Xwz9ck/i0sBML4C5ReThvnTo8PU+hlL2wrl2Tc1NdNenmjDfEmlH3BJlBgDzR VvvcW1ECqkdHfdeju0/RsFTzCgXFcj5SeI6l+fIGyYWKqN3rY4r/Fzqk/csfPboFiWU5 SILs+pwM2bRkyhuG/nXJaRn3RDBOqY4+VbnISsZm7tIUPSrkxVegQvs3wr6RWkVyvimR 7Bysg57DkJcJhCWgy3ohgrbC4KAaDZ9zmAB1GTbuJp3CE6l3E/O7WM+2t+gtRKodCwMR FZam3M+n2xAIJWzFL8os7qOpj2Te0eKGya8+nJZpS+QsfAiOjj5nvLuljco1SWOyQi+5 /WrA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k7si105157iok.65.2021.05.26.11.48.47; Wed, 26 May 2021 11:48:47 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233897AbhEZSuQ (ORCPT + 7 others); Wed, 26 May 2021 14:50:16 -0400 Received: from mail-ot1-f48.google.com ([209.85.210.48]:36799 "EHLO mail-ot1-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232716AbhEZSuQ (ORCPT ); Wed, 26 May 2021 14:50:16 -0400 Received: by mail-ot1-f48.google.com with SMTP id h24-20020a9d64180000b029036edcf8f9a6so1983139otl.3; Wed, 26 May 2021 11:48:44 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=CXgdAQp8/SwFmLInUVTGGyEAMwT4zmJfF17IH/irWI4=; b=ioTK6AdXZG9sxt+cgbpbFM8Aj/p3FDfzNhpaAp8Dstr9TS28SnLHHa8p8rji+hE1ZV XV40rFtwgFaNUCRcI8eGdDON3W+gJPDrSBLt+r5ciLT+bfUTSGHc17og++J4aAmPT0gh Lu/YJIlnZrFFk0ILgRiISC28zbspP6q8sPuAMTYpaZcusU7m2OtUzt52k6LdhXmn9erM Pyd1h8eUpls45aaIpYl3q+7rGcolQC/WotiOm1cPajqvbVeyI9DeJbpU7ePrKO69Ex83 F4sJkj3p5AHPe3sprcoMoqopOoiWXjqnECARFWluQLdQPaFEGycG3TNJ8AR1z1ZX9q6t NP1Q== X-Gm-Message-State: AOAM530XryytVSOHcMsY84gJ9a2nAiD+sp+gTx4LKep+sk+T/t/2Po3m pyRTfJQdXPrEB9AHY8h6+YpqV0E8sA== X-Received: by 2002:a05:6830:110c:: with SMTP id w12mr3547388otq.91.1622054924070; Wed, 26 May 2021 11:48:44 -0700 (PDT) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id x65sm7224otb.59.2021.05.26.11.48.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 May 2021 11:48:42 -0700 (PDT) From: Rob Herring To: devicetree@vger.kernel.org, Peter Rosin , Wolfram Sang Cc: linux-kernel@vger.kernel.org, Alexandre Belloni , Jacopo Mondi , Kieran Bingham , Kishon Vijay Abraham I , Lee Jones , =?utf-8?q?Niklas_S=C3=B6derl?= =?utf-8?q?und?= , Jonathan Cameron , Laurent Pinchart , linux-i2c@vger.kernel.org Subject: [PATCH v2 1/6] dt-bindings: mfd: ti, j721e-system-controller: Fix mux node errors Date: Wed, 26 May 2021 13:48:34 -0500 Message-Id: <20210526184839.2937899-2-robh@kernel.org> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20210526184839.2937899-1-robh@kernel.org> References: <20210526184839.2937899-1-robh@kernel.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The ti,j721e-system-controller binding does not follow the standard mux controller node name 'mux-controller' and the example is incomplete. Fix these to avoid schema errors before the mux controller binding is converted to schema. Cc: Lee Jones Cc: Kishon Vijay Abraham I Signed-off-by: Rob Herring --- .../mfd/ti,j721e-system-controller.yaml | 19 +++++++++++++------ 1 file changed, 13 insertions(+), 6 deletions(-) -- 2.27.0 Acked-by: Lee Jones diff --git a/Documentation/devicetree/bindings/mfd/ti,j721e-system-controller.yaml b/Documentation/devicetree/bindings/mfd/ti,j721e-system-controller.yaml index 19fcf59fd2fe..272832e9f8f2 100644 --- a/Documentation/devicetree/bindings/mfd/ti,j721e-system-controller.yaml +++ b/Documentation/devicetree/bindings/mfd/ti,j721e-system-controller.yaml @@ -43,12 +43,10 @@ properties: patternProperties: # Optional children - "^serdes-ln-ctrl@[0-9a-f]+$": + "^mux-controller@[0-9a-f]+$": type: object - description: | - This is the SERDES lane control mux. It should follow the bindings - specified in - Documentation/devicetree/bindings/mux/reg-mux.txt + description: + This is the SERDES lane control mux. required: - compatible @@ -68,9 +66,18 @@ examples: #size-cells = <1>; ranges; - serdes_ln_ctrl: serdes-ln-ctrl@4080 { + serdes_ln_ctrl: mux-controller@4080 { compatible = "mmio-mux"; reg = <0x00004080 0x50>; + + #mux-control-cells = <1>; + mux-reg-masks = + <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */ + <0x4090 0x3>, <0x4094 0x3>, /* SERDES1 lane0/1 select */ + <0x40a0 0x3>, <0x40a4 0x3>, /* SERDES2 lane0/1 select */ + <0x40b0 0x3>, <0x40b4 0x3>, /* SERDES3 lane0/1 select */ + <0x40c0 0x3>, <0x40c4 0x3>, <0x40c8 0x3>, <0x40cc 0x3>; + /* SERDES4 lane0/1/2/3 select */ }; }; ...