From patchwork Wed Dec 7 09:08:40 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Sahin, Okan" X-Patchwork-Id: 631701 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 63C11C352A1 for ; Wed, 7 Dec 2022 09:11:28 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229978AbiLGJL1 (ORCPT ); Wed, 7 Dec 2022 04:11:27 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58106 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230007AbiLGJLK (ORCPT ); Wed, 7 Dec 2022 04:11:10 -0500 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B27852F3A6; Wed, 7 Dec 2022 01:10:56 -0800 (PST) Received: from pps.filterd (m0167089.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 2B78UIg2012921; Wed, 7 Dec 2022 04:10:30 -0500 Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 3m848dpv02-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 07 Dec 2022 04:10:30 -0500 Received: from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 2B79ASbm009984 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 7 Dec 2022 04:10:29 -0500 Received: from ASHBCASHYB5.ad.analog.com (10.64.17.133) by ASHBMBX8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Wed, 7 Dec 2022 04:10:28 -0500 Received: from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBCASHYB5.ad.analog.com (10.64.17.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Wed, 7 Dec 2022 04:10:27 -0500 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Wed, 7 Dec 2022 04:10:25 -0500 Received: from okan.localdomain ([10.158.19.61]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 2B799G9V029801; Wed, 7 Dec 2022 04:10:04 -0500 From: Okan Sahin To: CC: Okan Sahin , Lee Jones , "Rob Herring" , Krzysztof Kozlowski , Liam Girdwood , Mark Brown , Jonathan Cameron , Lars-Peter Clausen , Andy Shevchenko , Marcus Folkesson , Manish Narani , "Geert Uytterhoeven" , Lad Prabhakar , William Breathitt Gray , Anand Ashok Dumbre , ChiYuan Huang , "Ramona Bolboaca" , Caleb Connolly , Marcelo Schmitt , , , Subject: [PATCH 1/5] staging: drivers: mfd: Add MAX77541/MAX77540 PMIC Support Date: Wed, 7 Dec 2022 12:08:40 +0300 Message-ID: <20221207090906.5896-2-okan.sahin@analog.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20221207090906.5896-1-okan.sahin@analog.com> References: <20221207090906.5896-1-okan.sahin@analog.com> MIME-Version: 1.0 X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-ORIG-GUID: dR59ETXGJoC0PxZr-FcigMO0ylLG35QR X-Proofpoint-GUID: dR59ETXGJoC0PxZr-FcigMO0ylLG35QR X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.923,Hydra:6.0.545,FMLib:17.11.122.1 definitions=2022-12-07_04,2022-12-06_01,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 spamscore=0 lowpriorityscore=0 clxscore=1011 priorityscore=1501 adultscore=0 bulkscore=0 suspectscore=0 malwarescore=0 mlxscore=0 impostorscore=0 mlxlogscore=999 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2210170000 definitions=main-2212070076 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch adds MFD driver for MAX77541/MAX77540 to enable its sub devices. The MAX77541 is a multi-function devices. It includes buck converter and ADC. The MAX77540 is a high-efficiency buck converter with two 3A switching phases. They have same regmap except for ADC part of MAX77541. Signed-off-by: Okan Sahin --- MAINTAINERS | 7 ++ drivers/mfd/Kconfig | 13 ++ drivers/mfd/Makefile | 1 + drivers/mfd/max77541.c | 236 +++++++++++++++++++++++++++++++++++ include/linux/mfd/max77541.h | 150 ++++++++++++++++++++++ 5 files changed, 407 insertions(+) create mode 100644 drivers/mfd/max77541.c create mode 100644 include/linux/mfd/max77541.h diff --git a/MAINTAINERS b/MAINTAINERS index cf0f18502372..af94d06bb9f0 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -12497,6 +12497,13 @@ S: Maintained F: Documentation/devicetree/bindings/regulator/maxim,max20086.yaml F: drivers/regulator/max20086-regulator.c +MAXIM MAX77541 PMIC MFD DRIVER +M: Okan Sahin +L: linux-kernel@vger.kernel.org +S: Maintained +F: drivers/mfd/max77541.c +F: include/linux/mfd/max77541.h + MAXIM MAX77650 PMIC MFD DRIVER M: Bartosz Golaszewski L: linux-kernel@vger.kernel.org diff --git a/drivers/mfd/Kconfig b/drivers/mfd/Kconfig index 8b93856de432..153e8d6757b0 100644 --- a/drivers/mfd/Kconfig +++ b/drivers/mfd/Kconfig @@ -791,6 +791,19 @@ config MFD_MAX14577 additional drivers must be enabled in order to use the functionality of the device. +config MFD_MAX77541 + tristate "Analog Devices MAX77541/77540 PMIC Support" + depends on I2C=y + select MFD_CORE + select REGMAP_I2C + select REGMAP_IRQ + help + Say yes here to add support for Analog Devices + MAX77541 and MAX77540 Power Management ICs. + This driver provides common support for accessing the device; + additional drivers must be enabled in order to use the functionality + of the device. + config MFD_MAX77620 bool "Maxim Semiconductor MAX77620 and MAX20024 PMIC Support" depends on I2C=y diff --git a/drivers/mfd/Makefile b/drivers/mfd/Makefile index 7ed3ef4a698c..bf21228f5742 100644 --- a/drivers/mfd/Makefile +++ b/drivers/mfd/Makefile @@ -161,6 +161,7 @@ obj-$(CONFIG_MFD_DA9063) += da9063.o obj-$(CONFIG_MFD_DA9150) += da9150-core.o obj-$(CONFIG_MFD_MAX14577) += max14577.o +obj-$(CONFIG_MFD_MAX77541) += max77541.o obj-$(CONFIG_MFD_MAX77620) += max77620.o obj-$(CONFIG_MFD_MAX77650) += max77650.o obj-$(CONFIG_MFD_MAX77686) += max77686.o diff --git a/drivers/mfd/max77541.c b/drivers/mfd/max77541.c new file mode 100644 index 000000000000..97a2df3ce0b6 --- /dev/null +++ b/drivers/mfd/max77541.c @@ -0,0 +1,236 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright (c) 2022 Analog Devices, Inc. + * Mfd core driver for the MAX77540 and MAX77541 + */ + + #include + #include + #include + #include + #include + +static const struct regmap_config max77541_regmap_config = { + .reg_bits = 8, + .val_bits = 8, +}; + +static const struct regmap_irq max77541_src_irqs[] = { + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_INT_SRC_TOPSYS), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_INT_SRC_BUCK), +}; + +static const struct regmap_irq_chip max77541_src_irq_chip = { + .name = "max77541-src", + .status_base = MAX77541_REG_INT_SRC, + .mask_base = MAX77541_REG_INT_SRC, + .num_regs = 1, + .irqs = max77541_src_irqs, + .num_irqs = ARRAY_SIZE(max77541_src_irqs), +}; + +static const struct regmap_irq max77541_topsys_irqs[] = { + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_TOPSYS_INT_TJ_120C), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_TOPSYS_INT_TJ_140C), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_TOPSYS_INT_TSHDN), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_TOPSYS_INT_UVLO), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_TOPSYS_INT_ALT_SWO), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_TOPSYS_INT_EXT_FREQ_DET), +}; + +static const struct regmap_irq_chip max77541_topsys_irq_chip = { + .name = "max77541-topsys", + .status_base = MAX77541_REG_TOPSYS_INT, + .mask_base = MAX77541_REG_TOPSYS_INT_M, + .num_regs = 1, + .irqs = max77541_topsys_irqs, + .num_irqs = ARRAY_SIZE(max77541_topsys_irqs), +}; + +static const struct regmap_irq max77541_buck_irqs[] = { + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_BUCK_INT_M1_POK_FLT), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_BUCK_INT_M2_POK_FLT), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_BUCK_INT_M1_SCFLT), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_BUCK_INT_M2_SCFLT), +}; + +static const struct regmap_irq_chip max77541_buck_irq_chip = { + .name = "max77541-buck", + .status_base = MAX77541_REG_BUCK_INT, + .mask_base = MAX77541_REG_BUCK_INT_M, + .num_regs = 1, + .irqs = max77541_buck_irqs, + .num_irqs = ARRAY_SIZE(max77541_buck_irqs), +}; + +static const struct regmap_irq max77541_adc_irqs[] = { + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_ADC_INT_CH1_I), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_ADC_INT_CH2_I), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_ADC_INT_CH3_I), + MAX77541_REGMAP_IRQ_REG(MAX77541_BIT_ADC_INT_CH6_I), +}; + +static const struct regmap_irq_chip max77541_adc_irq_chip = { + .name = "max77541-adc", + .status_base = MAX77541_REG_ADC_INT, + .mask_base = MAX77541_REG_ADC_MSK, + .num_regs = 1, + .irqs = max77541_adc_irqs, + .num_irqs = ARRAY_SIZE(max77541_adc_irqs), +}; + +static const struct mfd_cell max77540_devs[] = { + MFD_CELL_OF("max77540-regulator", NULL, NULL, 0, 0, + "adi,max77540-regulator"), +}; + +static const struct mfd_cell max77541_devs[] = { + MFD_CELL_OF("max77541-regulator", NULL, NULL, 0, 0, + "adi,max77541-regulator"), + MFD_CELL_OF("max77541-adc", NULL, NULL, 0, 0, + NULL), +}; + +static int max77541_pmic_irq_init(struct max77541_dev *me) +{ + struct regmap *regmap = me->regmap; + struct device *dev = me->dev; + int irq = me->i2c->irq; + int ret; + + ret = devm_regmap_add_irq_chip(dev, regmap, irq, + IRQF_ONESHOT | IRQF_SHARED, 0, + &max77541_src_irq_chip, &me->irq_data); + if (ret) + return ret; + + ret = devm_regmap_add_irq_chip(dev, regmap, irq, + IRQF_ONESHOT | IRQF_SHARED, 0, + &max77541_topsys_irq_chip, &me->irq_topsys); + if (ret) + return ret; + + ret = devm_regmap_add_irq_chip(dev, regmap, irq, + IRQF_ONESHOT | IRQF_SHARED, 0, + &max77541_buck_irq_chip, &me->irq_buck); + if (ret) + return ret; + + if (me->type == MAX77541) { + ret = devm_regmap_add_irq_chip(dev, regmap, irq, + IRQF_ONESHOT | IRQF_SHARED, 0, + &max77541_adc_irq_chip, + &me->irq_adc); + if (ret) + return ret; + } + + return ret; +} + +static int max77541_pmic_setup(struct max77541_dev *me) +{ + struct regmap *regmap = me->regmap; + struct device *dev = me->dev; + unsigned int val; + int ret; + + ret = max77541_pmic_irq_init(me); + if (ret) + return dev_err_probe(dev, ret, "Failed to initialize IRQ\n"); + + ret = regmap_read(regmap, MAX77541_REG_INT_SRC, &val); + if (ret) + return ret; + + ret = regmap_read(regmap, MAX77541_REG_TOPSYS_INT, &val); + if (ret) + return ret; + + ret = regmap_read(regmap, MAX77541_REG_BUCK_INT, &val); + if (ret) + return ret; + + ret = device_init_wakeup(dev, true); + if (ret) + return dev_err_probe(dev, ret, "Unable to init wakeup\n"); + + switch (me->type) { + case MAX77540: + return devm_mfd_add_devices(dev, -1, max77540_devs, ARRAY_SIZE(max77540_devs), + NULL, 0, NULL); + case MAX77541: + return devm_mfd_add_devices(dev, -1, max77541_devs, ARRAY_SIZE(max77541_devs), + NULL, 0, NULL); + default: + return -EINVAL; + } +} + +static int max77541_i2c_probe(struct i2c_client *client) +{ + const struct i2c_device_id *chip_id; + struct max77541_dev *me; + const void *chip_data; + + me = devm_kzalloc(&client->dev, sizeof(*me), GFP_KERNEL); + if (!me) + return -ENOMEM; + + i2c_set_clientdata(client, me); + me->dev = &client->dev; + me->i2c = client; + + chip_id = to_i2c_driver(client->dev.driver)->id_table; + + chip_data = device_get_match_data(me->dev); + if (!chip_data) { + chip_data = (void *)i2c_match_id(chip_id, client)->driver_data; + if (!chip_data) + return dev_err_probe(me->dev, -ENODEV, "Unable to find device\n"); + } + + me->type = (enum dev_type)chip_data; + me->regmap = devm_regmap_init_i2c(client, &max77541_regmap_config); + if (IS_ERR(me->regmap)) + return dev_err_probe(me->dev, PTR_ERR(me->regmap), + "Failed to allocate register map\n"); + + return max77541_pmic_setup(me); +} + +static const struct of_device_id max77541_of_id[] = { + { + .compatible = "adi,max77540", + .data = (void *)MAX77540, + }, + { + .compatible = "adi,max77541", + .data = (void *)MAX77541, + }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, max77541_of_id); + +static const struct i2c_device_id max77541_i2c_id[] = { + { "max77540", MAX77540 }, + { "max77541", MAX77541 }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(i2c, max77541_i2c_id); + +static struct i2c_driver max77541_i2c_driver = { + .driver = { + .name = "max77541", + .of_match_table = max77541_of_id, + }, + .probe_new = max77541_i2c_probe, + .id_table = max77541_i2c_id, +}; + +module_i2c_driver(max77541_i2c_driver); + +MODULE_DESCRIPTION("MAX7740/MAX7741 MFD Driver"); +MODULE_AUTHOR("Okan Sahin "); +MODULE_LICENSE("GPL"); +MODULE_VERSION("1.0"); diff --git a/include/linux/mfd/max77541.h b/include/linux/mfd/max77541.h new file mode 100644 index 000000000000..6f2753300227 --- /dev/null +++ b/include/linux/mfd/max77541.h @@ -0,0 +1,150 @@ +/* SPDX-License-Identifier: GPL-2.0-or-later */ + +#ifndef __MAX77541_MFD_H__ +#define __MAX77541_MFD_H__ + +/* REGISTERS */ + +/* GLOBAL CONFIG1 */ +#define MAX77541_REG_INT_SRC 0x00 +#define MAX77541_REG_INT_SRC_M 0x01 +#define MAX77541_REG_TOPSYS_INT 0x02 +#define MAX77541_REG_TOPSYS_INT_M 0x03 +#define MAX77541_REG_TOPSYS_STAT 0x04 +#define MAX77541_REG_DEVICE_CFG1 0x06 +#define MAX77541_REG_DEVICE_CFG2 0x07 +#define MAX77541_REG_TOPSYS_CFG 0x08 +#define MAX77541_REG_PROT_CFG 0x09 +#define MAX77541_REG_EN_CTRL 0x0B + +/* GLOBAL CONFIG2 */ +#define MAX77541_REG_GLB_CFG1 0x11 + +/* BUCK CONFIG */ +#define MAX77541_REG_BUCK_INT 0x20 +#define MAX77541_REG_BUCK_INT_M 0x21 +#define MAX77541_REG_BUCK_STAT 0x22 + +/* BUCK1 */ +#define MAX77541_REG_M1_VOUT 0x23 +#define MAX77541_REG_M1_CFG1 0x25 +#define MAX77541_REG_M1_CFG2 0x26 +#define MAX77541_REG_M1_CFG3 0x27 + +/* BUCK2 */ +#define MAX77541_REG_M2_VOUT 0x33 +#define MAX77541_REG_M2_CFG1 0x35 +#define MAX77541_REG_M2_CFG2 0x36 +#define MAX77541_REG_M2_CFG3 0x37 + +#define MAX77541_REG_NOT_AVAILABLE 0xFF + +/* INTERRUPT MASKS*/ +#define MAX77541_REG_INT_SRC_MASK 0x00 +#define MAX77541_REG_TOPSYS_INT_MASK 0x00 +#define MAX77541_REG_BUCK_INT_MASK 0x00 + +/*BITS OF REGISTERS*/ + +#define MAX77541_BIT_INT_SRC_TOPSYS BIT(0) +#define MAX77541_BIT_INT_SRC_BUCK BIT(1) + +#define MAX77541_BIT_TOPSYS_INT_TJ_120C BIT(0) +#define MAX77541_BIT_TOPSYS_INT_TJ_140C BIT(1) +#define MAX77541_BIT_TOPSYS_INT_TSHDN BIT(2) +#define MAX77541_BIT_TOPSYS_INT_UVLO BIT(3) +#define MAX77541_BIT_TOPSYS_INT_ALT_SWO BIT(4) +#define MAX77541_BIT_TOPSYS_INT_EXT_FREQ_DET BIT(5) + +#define MAX77541_BIT_BUCK_INT_M1_POK_FLT BIT(0) +#define MAX77541_BIT_BUCK_INT_M2_POK_FLT BIT(1) +#define MAX77541_BIT_BUCK_INT_M1_SCFLT BIT(4) +#define MAX77541_BIT_BUCK_INT_M2_SCFLT BIT(5) + +#define MAX77541_BITS_DEVICE_CFG1_SEL1_LATCH GENMASK(4, 0) +#define MAX77541_BITS_DEVICE_CFG2_SEL2_LATCH GENMASK(4, 0) + +#define MAX77541_BIT_TOPSYS_CFG_DIS_ALT_IN BIT(0) + +#define MAX77541_BITS_PROT_CFG_POK_TO GENMASK(1, 0) +#define MAX77541_BIT_PROT_CFG_EN_FTMON BIT(2) + +#define MAX77541_BIT_M1_EN BIT(0) +#define MAX77541_BIT_M2_EN BIT(1) +#define MAX77541_BIT_M1_LPM BIT(4) +#define MAX77541_BIT_M2_LPM BIT(5) + +#define MAX77541_BITS_GLB_CFG1_SSTOP_SR GENMASK(2, 0) +#define MAX77541_BITS_GLB_CFG1_SSTRT_SR GENMASK(5, 3) + +#define MAX77541_BITS_MX_VOUT GENMASK(7, 0) + +#define MAX77541_BITS_MX_CFG1_RU_SR GENMASK(2, 0) +#define MAX77541_BITS_MX_CFG1_RD_SR GENMASK(5, 3) +#define MAX77541_BITS_MX_CFG1_RNG GENMASK(7, 6) + +#define MAX77541_BIT_MX_CFG2_FPWM BIT(0) +#define MAX77541_BIT_MX_CFG2_FSREN BIT(1) +#define MAX77541_BITS_MX_CFG2_SS_PAT GENMASK(3, 2) +#define MAX77541_BITS_MX_CFG2_SS_FREQ GENMASK(5, 4) +#define MAX77541_BITS_MX_CFG2_SS_ENV GENMASK(7, 6) + +#define MAX77541_BITS_MX_CFG3_ILIM GENMASK(1, 0) +#define MAX77541_BITS_MX_CFG3_FREQ GENMASK(3, 2) +#define MAX77541_BIT_MX_CFG3_FTRAK BIT(4) +#define MAX77541_BIT_MX_CFG3_RESRESH BIT(5) +#define MAX77541_BIT_MX_CFG3_ADIS1 BIT(6) +#define MAX77541_BIT_MX_CFG3_ADIS100 BIT(7) + +#define MAX77541_MAX_REGULATORS 2 + +/* ADC */ +#define MAX77541_REG_ADC_INT 0x70 +#define MAX77541_REG_ADC_MSK 0x71 + +#define MAX77541_REG_ADC_DATA_CH1 0x72 +#define MAX77541_REG_ADC_DATA_CH2 0x73 +#define MAX77541_REG_ADC_DATA_CH3 0x74 +#define MAX77541_REG_ADC_DATA_CH6 0x77 + +#define MAX77541_BIT_ADC_INT_CH1_I BIT(0) +#define MAX77541_BIT_ADC_INT_CH2_I BIT(1) +#define MAX77541_BIT_ADC_INT_CH3_I BIT(2) +#define MAX77541_BIT_ADC_INT_CH6_I BIT(5) + +#define MAX77541_REGMAP_IRQ_REG(_mask) \ + { .mask = (_mask), } + +enum dev_type { + MAX77540 = 1, + MAX77541 = 2, +}; + +enum max77541_regulators { + MAX77541_BUCK1 = 1, + MAX77541_BUCK2, +}; + +enum mx_range { + LOW_RANGE, + MID_RANGE, + HIGH_RANGE, + RESERVED +}; + +struct max77541_dev { + void *pdata; + struct device *dev; + + struct regmap_irq_chip_data *irq_data; + struct regmap_irq_chip_data *irq_buck; + struct regmap_irq_chip_data *irq_topsys; + struct regmap_irq_chip_data *irq_adc; + + struct i2c_client *i2c; + struct regmap *regmap; + + u8 type; +}; + +#endif /* __MAX77541_MFD_H__ */