From patchwork Thu Apr 24 17:31:55 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?b?Q2zDqW1lbnQgTMOpZ2Vy?= X-Patchwork-Id: 884656 Received: from mail-pj1-f52.google.com (mail-pj1-f52.google.com [209.85.216.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 17DF128DF0B for ; Thu, 24 Apr 2025 17:34:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745516090; cv=none; b=C0yMCg8qZLHwK3ILHlIKuXP7QSv7cjyRbHce1D9kGOaTpToN2FkHQb+6fTJ3XUvf8hQmWSKUSqwJmQ0jD5XoBZpHMZFR/h6lqELvIx0Stu40+m8kgcUSe2sVOHI0ruhD9sXZG/ZRhNM6SMcAqZOCVQrViob9txweR8SzDJVU4wQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745516090; c=relaxed/simple; bh=lWMV9a4rt/vMMWmMpqg6bQDMprZkvJOCqC9l111y6iA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Ujk5KOAeuJ+zfMD140SFtwr/NkHNOUWvtk3O3xJj43VK+BXNKyodc5ltKXWeuUQb5qieWnOR0n60U+nCDnEASXKTc6+IhgdCxFUAr0/Yd6hEmvrE5pQ1cdKY1zwT7T1ZR6ls6TpSEDcAG+mPXA0mUVBaJSjbz/ALFUq6JGwpN7I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=wHcmUuPW; arc=none smtp.client-ip=209.85.216.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="wHcmUuPW" Received: by mail-pj1-f52.google.com with SMTP id 98e67ed59e1d1-301918a4e3bso1429233a91.3 for ; Thu, 24 Apr 2025 10:34:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1745516088; x=1746120888; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=we6/kXNuYG+zbvuEeQnBBO4wnOzYcP3bTDt7ONOTsDY=; b=wHcmUuPWGRmmHh+l/O3BtgPlyIa0Qjr5FnO4TpEPCijXV8zlFsvYrmUQOkfUNStBSY TtBsypfbrlP+r42ZEG2sCxiLhd2PIn1Y5uuqfzi23Cu+nnZLaqHH7dqboq8Bx0UQxNsj m6so04F4CzXWonpJQMY7RwEDdJFKcC5xPSLLpDyUa2+NusGVhm6NmLkNoLidI1+eXATW Sp38RAORh8miaCUlqTxuvQLUEWZyVTpqfkSzgIv1NT4i5AmcWbQmIPQXAVtko0UKrrqp pu5EAVXqaW93pxn+cf+RjtMDyPJm4ikhQ6Bw9mCTEL2fDjieF656gyiGIT2PmofeonnO l/AA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745516088; x=1746120888; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=we6/kXNuYG+zbvuEeQnBBO4wnOzYcP3bTDt7ONOTsDY=; b=CS02R1884VMSlvQWHjwYKiuiq6yrtzDGEXQ4TMLjEeaIpQd3vT7f6LhUXst/XlS/1+ vw4dlKtVSNAak/Y4osInevpVhtqcLpeFFV4qNawzEvSUeb8X79UyM6n/6bJxcx/Lf1c5 8yymCHzqL3yhzVXW5zW2EBdxCd5EBy9aYzGhnMmVO5KCCHJvkX256DWtQk1LQXdytLjC W/4kQCfuNl6cOFCSiIuo1dgwgzarOasEL37neCLO690q9lJz7r+ZCQfbOpAUqTLw8gx6 R6IcimVpdpLDwY8BGdEpgH7CUf+kClqFXIKO/mI/7clxKh0lY4C1GWsKVERAcPCKLCVe 30Dw== X-Forwarded-Encrypted: i=1; AJvYcCXfkqviHSm0DeHFGFWqWzKlfe1sklb4ufSAoIc0reHGRie9DNywP2aCnGx4EwjXjfDGC7Ov/fuqlME40Sxlipc=@vger.kernel.org X-Gm-Message-State: AOJu0YzZBiTtTeBrlkjXYx4t3Q7RQYN4z4kvb9LqWCVgulqZdCSj0BiI EhxzHJqyTIIJduyvqbq+EoUdrSP666lzsX64sKvOAFPu02l/JW3MVRahKa000eU= X-Gm-Gg: ASbGncv/FiANvSme1IYJB6g0Wjk7qVUqp04KVNA0Rjn/2Ne8SMH3y0Yc7aHhB2+7zuJ xSKY39VOZkjxkro8K33UqmL+GxftMbzUMoNCFd2AwW5g85RFCIEjd2JY8wp4coRkeIVGFWv2Efm dvWHPGFzA0WkSKN2O1H11TgBzYiez2S9rOtI4PtE4+8iW57YBm+2uJU3bYmNsST2tiVEs2n5ack qnXLET9eBZfJa0gHUTUvN/IPOSU/hM8rgxvgHaWkCtxEfiCOs427NAE3TwnYiIW0l7UWiqcca+N At8Zhc4PJVtMkDlzJ2Bf5WTmhd7/2f+jhep7OqwZsA== X-Google-Smtp-Source: AGHT+IH/QMJyzwx6cGAw+XwgapY2Ztj34NBA/q3W1YmtI9wSx+YU+sJYTDmY372LJ5cZOrin5uzqng== X-Received: by 2002:a17:90b:5144:b0:309:f407:5ad1 with SMTP id 98e67ed59e1d1-309f5533ac7mr921807a91.14.1745516088230; Thu, 24 Apr 2025 10:34:48 -0700 (PDT) Received: from carbon-x1.. ([2a01:e0a:e17:9700:16d2:7456:6634:9626]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-22db5100c4esm16270255ad.173.2025.04.24.10.34.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Apr 2025 10:34:47 -0700 (PDT) From: =?utf-8?b?Q2zDqW1lbnQgTMOpZ2Vy?= To: Paul Walmsley , Palmer Dabbelt , Anup Patel , Atish Patra , Shuah Khan , Jonathan Corbet , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-kselftest@vger.kernel.org Cc: =?utf-8?b?Q2zDqW1lbnQgTMOpZ2Vy?= , Samuel Holland , Andrew Jones , Deepak Gupta Subject: [PATCH v6 08/14] riscv: misaligned: use correct CONFIG_ ifdef for misaligned_access_speed Date: Thu, 24 Apr 2025 19:31:55 +0200 Message-ID: <20250424173204.1948385-9-cleger@rivosinc.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250424173204.1948385-1-cleger@rivosinc.com> References: <20250424173204.1948385-1-cleger@rivosinc.com> Precedence: bulk X-Mailing-List: linux-kselftest@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 misaligned_access_speed is defined under CONFIG_RISCV_SCALAR_MISALIGNED but was used under CONFIG_RISCV_PROBE_UNALIGNED_ACCESS. Fix that by using the correct config option. Signed-off-by: Clément Léger Reviewed-by: Andrew Jones --- arch/riscv/kernel/traps_misaligned.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/riscv/kernel/traps_misaligned.c b/arch/riscv/kernel/traps_misaligned.c index e1fe39cc6709..e02e9b4b0fc5 100644 --- a/arch/riscv/kernel/traps_misaligned.c +++ b/arch/riscv/kernel/traps_misaligned.c @@ -362,7 +362,7 @@ static int handle_scalar_misaligned_load(struct pt_regs *regs) perf_sw_event(PERF_COUNT_SW_ALIGNMENT_FAULTS, 1, regs, addr); -#ifdef CONFIG_RISCV_PROBE_UNALIGNED_ACCESS +#ifdef CONFIG_RISCV_SCALAR_MISALIGNED *this_cpu_ptr(&misaligned_access_speed) = RISCV_HWPROBE_MISALIGNED_SCALAR_EMULATED; #endif