From patchwork Tue Apr 23 09:02:32 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 162667 Delivered-To: patch@linaro.org Received: by 2002:a02:c6d8:0:0:0:0:0 with SMTP id r24csp3540968jan; Tue, 23 Apr 2019 02:02:55 -0700 (PDT) X-Google-Smtp-Source: APXvYqw7RvZj1y9Hvgmdqtue6KVDto0cXXhP1ceTDgsg66JHXKGRmS9YqG/r9Z7NDTTsoiLhDEGI X-Received: by 2002:a17:902:2e83:: with SMTP id r3mr24880124plb.153.1556010175351; Tue, 23 Apr 2019 02:02:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1556010175; cv=none; d=google.com; s=arc-20160816; b=cQYFNxp4uTXJCt8eAQ+XBIogv/FkSMP1/uk3A5cWEVZ2+74+SMqGUTL6tRPYkdTQ+N qoBEho5CbIzm+FMmkvqaGDFI6u9tpr8ggpjSeYJP9/iewPRtRTxiyeEdJczvAfwq03R/ sX+mkmiNpXI1T28OJ0XgK0suOo37xD+YLIhHvaZNQP5yvP7sdlv6RSRYkSGgV1p0Rpni VLK1fuDaLIFHqJmzmhLJj6IWv9pgdjW7CBzbMvpWdgelOC7JmUGMonssuXY1Ghe3cRAV 7Liezo3//V8ROrk63/vk3Ss3iBPFqsSWk914j2MInccja/VHwfMihKeH6ek1tclxUCwX Rqvg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Lh/dg7Ph5gI3fwf6VslQBt0/ChaA/QQP0d5LUMjUu4Y=; b=EmYYZWwi58nn9g/PRN758CxxUmsHT0bG/BCrNsqrw42+Lz/AlZ/Q453I9rfNyUYBti YwsR9bUR09whZPdYh+4XRlmrrW4P5pSFdHQxf4SqDqL5Zy5tmwzzWEUi7Gq8Bxd233p8 1pEmFnfq79JGQjmqCJ+QUVDRWGYx9W4b+d947xDxwZZM9Axpt/owS32x0uRQIQGzKOcn y3RvFM38OonWbuDEK52mbI3hg8WTKsaZDoodft35ZaHrI75VkEg4mOptTIyVC24vx4P6 NIbvrqn5qrw2Vs+n6pCtMTPJbk3sMi8l0y2lVsmwPlQ0sJUYxW8W/JR3bfaDV5bcQ+7a 4+1A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=1WC11RfA; spf=pass (google.com: best guess record for domain of linux-mmc-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-mmc-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y22si16627421pfo.49.2019.04.23.02.02.55; Tue, 23 Apr 2019 02:02:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-mmc-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=1WC11RfA; spf=pass (google.com: best guess record for domain of linux-mmc-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-mmc-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727173AbfDWJCy (ORCPT + 5 others); Tue, 23 Apr 2019 05:02:54 -0400 Received: from mail-wm1-f67.google.com ([209.85.128.67]:50517 "EHLO mail-wm1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727031AbfDWJCw (ORCPT ); Tue, 23 Apr 2019 05:02:52 -0400 Received: by mail-wm1-f67.google.com with SMTP id 10so1218842wmk.0 for ; Tue, 23 Apr 2019 02:02:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Lh/dg7Ph5gI3fwf6VslQBt0/ChaA/QQP0d5LUMjUu4Y=; b=1WC11RfAdc5GecWwsQU6yS8A+VNYwgWVMmL0MClvtzid3hmQvVtPUjHyJsiGJ2Xff9 02WF36bW9tXM0GBMaZ+z0J3m116oKKreE8xdneCNqHBxr9CjABLDhUbc3J9AOhpoSIBs N02AwmWUiSmCeCU152QswI6kIDtqsvVThEbqrbHiPdaAOcrSy9gU44K9KxPIr8BObyfg z+xaQqIuGsvLC3hXnKKf7d30LDBEt4kE9TERhppVHZxupuq4eVq4G0FMDL0EewmI1gdF Z41N24f3zDhBcByx214ftOkS7jAOt0r2cviAzqbbcbbdOhZu6IrEaeFURU4+hiUxMNtA f7vw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Lh/dg7Ph5gI3fwf6VslQBt0/ChaA/QQP0d5LUMjUu4Y=; b=NKtRDi1zTmwVbTcdIg+dQDFUR38VZOqsHcEpM32MyJTaasNoYk/rxo3WvSsk4SnNdH wwSw/LmLOmEbO36DokDV16rFZM0yRnMClsS1mpG6mRymFNCgiBAYLYdkUXENeNq/B0z3 yUkh7eCInsc1X+y34uhsjM4I/s2U5/KKRDc71Nq2+nkzSo5P6N65B3DGFQwihqNRUBTy La2JYT5Tc+Q78SzLB7ai29D6gXm2jBvGIR8tz03bajnersDnSJOve4U7d5bYVYa6ewkj sPRgEFi2C0Z29AF42yTOaFamrM+ie3IfqdiM780P7nLD0dcsCcrRs3hDHd3oEqtZosWx EWzQ== X-Gm-Message-State: APjAAAU0Mtkx1XVwh0yIqTjFBiVYw0EwVMR53lQpwIWfQB0/fHAYl84p teycvplrrta/qI3GOZfA8dQLvg== X-Received: by 2002:a1c:4302:: with SMTP id q2mr1458598wma.28.1556010170616; Tue, 23 Apr 2019 02:02:50 -0700 (PDT) Received: from boomer.local (lmontsouris-657-1-212-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.googlemail.com with ESMTPSA id z23sm12361894wma.0.2019.04.23.02.02.48 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 23 Apr 2019 02:02:48 -0700 (PDT) From: Jerome Brunet To: Ulf Hansson , Kevin Hilman Cc: Jerome Brunet , linux-mmc@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 4/7] mmc: meson-gx: disable HS400 Date: Tue, 23 Apr 2019 11:02:32 +0200 Message-Id: <20190423090235.17244-5-jbrunet@baylibre.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190423090235.17244-1-jbrunet@baylibre.com> References: <20190423090235.17244-1-jbrunet@baylibre.com> MIME-Version: 1.0 Sender: linux-mmc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-mmc@vger.kernel.org At the moment, all our attempts to enable HS400 on Amlogic chipsets have been unsuccessful or unreliable. Until we can figure out how to enable this mode safely and reliably, let's force it off. Signed-off-by: Jerome Brunet --- drivers/mmc/host/meson-gx-mmc.c | 11 +++++++---- 1 file changed, 7 insertions(+), 4 deletions(-) -- 2.20.1 Acked-by: Martin Blumenstingl diff --git a/drivers/mmc/host/meson-gx-mmc.c b/drivers/mmc/host/meson-gx-mmc.c index 3df50b53f834..118f09da8dfb 100644 --- a/drivers/mmc/host/meson-gx-mmc.c +++ b/drivers/mmc/host/meson-gx-mmc.c @@ -823,10 +823,6 @@ static void meson_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) if (meson_mmc_timing_is_ddr(ios)) val |= CFG_DDR; - val &= ~CFG_CHK_DS; - if (ios->timing == MMC_TIMING_MMC_HS400) - val |= CFG_CHK_DS; - err = meson_mmc_clk_set(host, ios); if (err) dev_err(host->dev, "Failed to set clock: %d\n,", err); @@ -1339,6 +1335,13 @@ static int meson_mmc_probe(struct platform_device *pdev) mmc->max_segs = SD_EMMC_DESC_BUF_LEN / sizeof(struct sd_emmc_desc); mmc->max_seg_size = mmc->max_req_size; + /* + * At the moment, we don't know how to reliably enable HS400. + * From the different datasheets, it is not even clear if this mode + * is officially supported by any of the SoCs + */ + mmc->caps2 &= ~MMC_CAP2_HS400; + /* data bounce buffer */ host->bounce_buf_size = mmc->max_req_size; host->bounce_buf =