From patchwork Thu Jan 9 14:00:36 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tero Kristo X-Patchwork-Id: 23034 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-gg0-f197.google.com (mail-gg0-f197.google.com [209.85.161.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 43AEA216DD for ; Thu, 9 Jan 2014 14:03:21 +0000 (UTC) Received: by mail-gg0-f197.google.com with SMTP id q3sf1260318gge.8 for ; Thu, 09 Jan 2014 06:03:20 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=cog0K1BCKRkUcZR5brSPeOSllyV5DGt1+ro0vsOn6jA=; b=AiMZ44TfDuElqUMNgPMgr6Ez/FMvHnHlh4S5dP+TIXkrUH4tzZEmD1kei+BX9q42+H ERSMlUyglPnnmTNp8bGblNXpSEvlEvGr9CqXgM1M21+md8RVd5DXKpcz1fNp1VeZ5W/1 6HyBmtEENeFKkqWXxpbwe4+IHR/dnjJjhLIBw63ah9bOi8fHeIgh/yQVQ4fyOYaR+Yw9 9pGNDGZwDX9fXO6Rdt5FuSgkCK7xz9OMW9wFTR3sDZKiooSRe5sYyldKV+Xnq7KHlLYO eM2Lr3V6KaC4NVPId6x4URnsHVwc2JEd2YXnlKQ7Cv7+6Vp5cEcWnyEmtxP+JoRh0jIH +3CA== X-Gm-Message-State: ALoCoQlSCJUJZ64/UJZoo4rr5T0dhf/CGIG9JQJ3ANTM+729XVe2kAwW7R3AvaxrryHxpo3xGC/O X-Received: by 10.236.174.7 with SMTP id w7mr978716yhl.1.1389276200497; Thu, 09 Jan 2014 06:03:20 -0800 (PST) X-BeenThere: patchwork-forward@linaro.org Received: by 10.49.104.76 with SMTP id gc12ls1099381qeb.44.gmail; Thu, 09 Jan 2014 06:03:20 -0800 (PST) X-Received: by 10.52.245.9 with SMTP id xk9mr1100895vdc.68.1389276200416; Thu, 09 Jan 2014 06:03:20 -0800 (PST) Received: from mail-ve0-f180.google.com (mail-ve0-f180.google.com [209.85.128.180]) by mx.google.com with ESMTPS id gs2si2886083vdc.57.2014.01.09.06.03.20 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 09 Jan 2014 06:03:20 -0800 (PST) Received-SPF: neutral (google.com: 209.85.128.180 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.128.180; Received: by mail-ve0-f180.google.com with SMTP id jz11so2406532veb.39 for ; Thu, 09 Jan 2014 06:03:20 -0800 (PST) X-Received: by 10.52.53.101 with SMTP id a5mr1059057vdp.80.1389276200299; Thu, 09 Jan 2014 06:03:20 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.59.13.131 with SMTP id ey3csp14358ved; Thu, 9 Jan 2014 06:03:19 -0800 (PST) X-Received: by 10.68.251.133 with SMTP id zk5mr3858673pbc.69.1389276199244; Thu, 09 Jan 2014 06:03:19 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id dv5si4010911pbb.283.2014.01.09.06.03.18; Thu, 09 Jan 2014 06:03:18 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-omap-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756032AbaAIODQ (ORCPT + 5 others); Thu, 9 Jan 2014 09:03:16 -0500 Received: from devils.ext.ti.com ([198.47.26.153]:36721 "EHLO devils.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752512AbaAIOC5 (ORCPT ); Thu, 9 Jan 2014 09:02:57 -0500 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by devils.ext.ti.com (8.13.7/8.13.7) with ESMTP id s09E2RnL016622; Thu, 9 Jan 2014 08:02:27 -0600 Received: from DFLE72.ent.ti.com (dfle72.ent.ti.com [128.247.5.109]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id s09E2RnT025325; Thu, 9 Jan 2014 08:02:27 -0600 Received: from dlep32.itg.ti.com (157.170.170.100) by DFLE72.ent.ti.com (128.247.5.109) with Microsoft SMTP Server id 14.2.342.3; Thu, 9 Jan 2014 08:02:27 -0600 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id s09E12WT030058; Thu, 9 Jan 2014 08:02:24 -0600 From: Tero Kristo To: , , , , , , CC: , , J Keerthy Subject: [PATCHv13 25/40] ARM: dts: DRA7: Add PCIe related clock nodes Date: Thu, 9 Jan 2014 16:00:36 +0200 Message-ID: <1389276051-1326-26-git-send-email-t-kristo@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1389276051-1326-1-git-send-email-t-kristo@ti.com> References: <1389276051-1326-1-git-send-email-t-kristo@ti.com> MIME-Version: 1.0 Sender: linux-omap-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-omap@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: t-kristo@ti.com X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.128.180 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: J Keerthy This patch adds optfclk_pciephy_clk and optfclk_pciephy_div_clk which are used by PCIe phy. It also adds a mux clock to choose the source of optfclk_pciephy_div_clk clock. Signed-off-by: J Keerthy Signed-off-by: Tero Kristo Tested-by: Nishanth Menon Acked-by: Tony Lindgren --- arch/arm/boot/dts/dra7xx-clocks.dtsi | 25 +++++++++++++++++++++++++ 1 file changed, 25 insertions(+) diff --git a/arch/arm/boot/dts/dra7xx-clocks.dtsi b/arch/arm/boot/dts/dra7xx-clocks.dtsi index d616359..e96da9a 100644 --- a/arch/arm/boot/dts/dra7xx-clocks.dtsi +++ b/arch/arm/boot/dts/dra7xx-clocks.dtsi @@ -1165,6 +1165,31 @@ reg = <0x021c>, <0x0220>; }; + optfclk_pciephy_div: optfclk_pciephy_div@4a00821c { + compatible = "ti,divider-clock"; + clocks = <&apll_pcie_ck>; + #clock-cells = <0>; + reg = <0x021c>; + ti,bit-shift = <8>; + ti,max-div = <2>; + }; + + optfclk_pciephy_clk: optfclk_pciephy_clk@4a0093b0 { + compatible = "ti,gate-clock"; + clocks = <&apll_pcie_ck>; + #clock-cells = <0>; + reg = <0x13b0>; + ti,bit-shift = <9>; + }; + + optfclk_pciephy_div_clk: optfclk_pciephy_div_clk@4a0093b0 { + compatible = "ti,gate-clock"; + clocks = <&optfclk_pciephy_div>; + #clock-cells = <0>; + reg = <0x13b0>; + ti,bit-shift = <10>; + }; + apll_pcie_clkvcoldo: apll_pcie_clkvcoldo { #clock-cells = <0>; compatible = "fixed-factor-clock";