mbox series

[0/8] qcom-cpufreq-hw binding improvements

Message ID 20230308-topic-cpufreq_bindings-v1-0-3368473ec52d@linaro.org
Headers show
Series qcom-cpufreq-hw binding improvements | expand

Message

Konrad Dybcio March 8, 2023, 1:26 a.m. UTC
This series tries to better sanitize what's actually allowed on which
SoC and lowers the minimum frequency domain count to 1, as that's what's
present on at least QCM2290.

Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org>
---
Konrad Dybcio (8):
      dt-bindings: cpufreq: cpufreq-qcom-hw: Allow just 1 frequency domain
      dt-bindings: cpufreq: cpufreq-qcom-hw: Sanitize data per compatible
      dt-bindings: cpufreq: cpufreq-qcom-hw: Add QCM2290
      arm64: dts: qcom: sc7180: Add SoC-specific compatible to cpufreq_hw
      arm64: dts: qcom: sdm845: Add SoC-specific compatible to cpufreq_hw
      arm64: dts: qcom: sm6115: Add SoC-specific compatible to cpufreq_hw
      arm64: dts: qcom: sm6350: Add SoC-specific compatible to cpufreq_hw
      arm64: dts: qcom: sm8150: Add SoC-specific compatible to cpufreq_hw

 .../bindings/cpufreq/cpufreq-qcom-hw.yaml          | 118 ++++++++++++++++++++-
 arch/arm64/boot/dts/qcom/sc7180.dtsi               |   2 +-
 arch/arm64/boot/dts/qcom/sdm845.dtsi               |   2 +-
 arch/arm64/boot/dts/qcom/sm6115.dtsi               |   2 +-
 arch/arm64/boot/dts/qcom/sm6350.dtsi               |   2 +-
 arch/arm64/boot/dts/qcom/sm8150.dtsi               |   2 +-
 6 files changed, 120 insertions(+), 8 deletions(-)
---
base-commit: 709c6adf19dc558e44ab5c01659b09a16a2d3c82
change-id: 20230308-topic-cpufreq_bindings-5f78e3af96b3

Best regards,

Comments

Bjorn Andersson March 22, 2023, 2:45 p.m. UTC | #1
On Wed, 08 Mar 2023 02:26:57 +0100, Konrad Dybcio wrote:
> This series tries to better sanitize what's actually allowed on which
> SoC and lowers the minimum frequency domain count to 1, as that's what's
> present on at least QCM2290.
> 
> 

Applied, thanks!

[4/8] arm64: dts: qcom: sc7180: Add SoC-specific compatible to cpufreq_hw
      commit: e4c17be956fbe133211c24b9fc9ba253ffc44db6
[5/8] arm64: dts: qcom: sdm845: Add SoC-specific compatible to cpufreq_hw
      commit: 236e7dd568ed4b839fb8abdf3ce7c77444e610e2
[6/8] arm64: dts: qcom: sm6115: Add SoC-specific compatible to cpufreq_hw
      commit: f33f95773e148cd0adbfc3135f2bfbf56a69f488
[7/8] arm64: dts: qcom: sm6350: Add SoC-specific compatible to cpufreq_hw
      commit: 64917707914f95fa5827f2cc5bea2d5febe3a01b
[8/8] arm64: dts: qcom: sm8150: Add SoC-specific compatible to cpufreq_hw
      commit: b2e1f87070ead06fb2918edeeed4329f58d1b2ee

Best regards,
Viresh Kumar March 30, 2023, 3:59 a.m. UTC | #2
On 08-03-23, 02:26, Konrad Dybcio wrote:
> This series tries to better sanitize what's actually allowed on which
> SoC and lowers the minimum frequency domain count to 1, as that's what's
> present on at least QCM2290.
> 
> Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org>
> ---
> Konrad Dybcio (8):
>       dt-bindings: cpufreq: cpufreq-qcom-hw: Allow just 1 frequency domain
>       dt-bindings: cpufreq: cpufreq-qcom-hw: Sanitize data per compatible
>       dt-bindings: cpufreq: cpufreq-qcom-hw: Add QCM2290

Applied these three, thanks..