From patchwork Thu Jul 8 12:06:56 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thara Gopinath X-Patchwork-Id: 471222 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp215487jao; Thu, 8 Jul 2021 05:07:12 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwTzw3ocizcErL2X3jT6zmU1siGotgUe/DYnta7xSjtMTpoAQtPMk75sGFqRhQdN7BH0gj7 X-Received: by 2002:a92:c56d:: with SMTP id b13mr21819330ilj.169.1625746032070; Thu, 08 Jul 2021 05:07:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625746032; cv=none; d=google.com; s=arc-20160816; b=y4IMpemVJKRI6gJzTDBxuAkDSvpEI8UDohkRnAdHkGBmaRIg8qSzlhHLDpCcZ2vmvC B/8aiYE67pDBYXYtS/zstuVzUiM5xQFzhy5F+YUie3iVPre/gUcfHfwnKpHEfxidSeaU 9vvDJrF/pHDhgKH/A8Of0f2o26EmMTPfr/sU7aQNnx4QqIJgVhlS8ZfRImiQivgdkFOF 0e7y5+qQt0rXNVB0HZZuz7lLIffEZvD26yIzG04uXCEJCerdqOiWPFISLzDZ7F8zwhM1 QGkNA/tXK5uIrfrl7O0G1vG8bHbU8bLKmdWoyitFUM1LZZRyJxEwVHUzpRBXuFc5GetW gOOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=yQigZ31K//ojQpU2CgPxfETTC1keDSy5ChKl/mBuEPc=; b=rZAsLCCOJZMaHX3cpONmlk4FyoYwQAZYNVRF7diMcTuWBZI7tjU6trqQCdQrErj7OK 5eLQSDj2QfsgO6jBdlVKvdhWTBMgrsxvYa1/FNRu7y2Zfpz7JvBNfYVtUmTcYyd23f3A wjfH2sVumwmzYmlXKWouy9tFgL+uiv2BRsmQt2q5nC7sX7M+n7x+zXGdB4wOo+E5+B+v +PKBzFDvJnHNd9kZel2oo0KjpqySF5MPZXJev9u3lBW0Du9SznRqwAsWAJvYUPU4YNS0 WkoYT4ke7hf1/a3U1/Yp9jnGZ0kpKUNC8mGXF3EoVOpEROpKxGizpa3k3Dx+C7bqtFRo LaaQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=L66cHNHo; spf=pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-pm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z16si2160661ilo.50.2021.07.08.05.07.11; Thu, 08 Jul 2021 05:07:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=L66cHNHo; spf=pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-pm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231689AbhGHMJv (ORCPT + 8 others); Thu, 8 Jul 2021 08:09:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45204 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231784AbhGHMJq (ORCPT ); Thu, 8 Jul 2021 08:09:46 -0400 Received: from mail-qk1-x736.google.com (mail-qk1-x736.google.com [IPv6:2607:f8b0:4864:20::736]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 83BF8C061760 for ; Thu, 8 Jul 2021 05:07:04 -0700 (PDT) Received: by mail-qk1-x736.google.com with SMTP id s6so2496563qkc.8 for ; Thu, 08 Jul 2021 05:07:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=yQigZ31K//ojQpU2CgPxfETTC1keDSy5ChKl/mBuEPc=; b=L66cHNHo+i3NRBBDo1LjUaNJUq+ctcE2mc0hZVN6s/bIOIdiKvVZNtrHek4Jph6ruu i7UQyHjstzVCEaOV6dLNPNX8Cxck9xzaVH6tRGSvu3kPm0NzzdsPc+TIxqqIz+U7TmDG ZjY27WUGm0EOzrudOqSusu6UMkTlnZ1T9o8S2b/4TZZKgV4X6TX+j74BbPydJ4rDKk00 wUbHwSBLH6HrEKwjaLmVkc2dAImmYnYn99/HtNNnGcXnvvyezrBaHyGTtcYE4hkUm5zp fCLDp9s92Ie6bA5A/p/r9sZEOAd+6Eho8CQk0C8kebEbNXToM8P+AwuzEJL8on6+zNX7 VLhg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=yQigZ31K//ojQpU2CgPxfETTC1keDSy5ChKl/mBuEPc=; b=YkCrNcBfA3N5lM4c7SLfue7dexqd5tce+jCraPdhbXYZf/bX9qSnY5UHto9Fk4NJ6v yzkOcx6dpceja+XQ0bOkE6AGhPbRVAB6koAivY7j/9Rc9Y/cSAvSOVGc3mvugIIlTFbg byi37BXvWgHa54dTry5pBeRGZKpCGUccIHmH4RlphdlEmC3LU8ZMjos7YJUeFekG/cCG SyGRgJFOfxD8qfet2ncT2gzC36RXvJ7pa79bUGhvAEjQWqcqfDYS9fTfdZ/jUdvVdo5n 3pjWQMeer6VkOqu1BB6QaWR3PRUZ+4wIweUFeb09b0tRmwYX+WzT1y7w1sHhGWNNFG7l FUzg== X-Gm-Message-State: AOAM530vAnxBSZ+FqE7mcpaNCwGEf87jxWFB9fcHy1DnvWgFxJlaTvxp wHAW2rLPQbiCYcVQyEIhNLBSog== X-Received: by 2002:a05:620a:1402:: with SMTP id d2mr19803733qkj.86.1625746023680; Thu, 08 Jul 2021 05:07:03 -0700 (PDT) Received: from pop-os.fios-router.home (pool-71-163-245-5.washdc.fios.verizon.net. [71.163.245.5]) by smtp.googlemail.com with ESMTPSA id i2sm912541qko.43.2021.07.08.05.07.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jul 2021 05:07:03 -0700 (PDT) From: Thara Gopinath To: agross@kernel.org, bjorn.andersson@linaro.org, rui.zhang@intel.com, daniel.lezcano@linaro.org, viresh.kumar@linaro.org, rjw@rjwysocki.net, robh+dt@kernel.org Cc: tdas@codeaurora.org, mka@chromium.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [Patch v3 6/6] dt-bindings: thermal: Add dt binding for QCOM LMh Date: Thu, 8 Jul 2021 08:06:56 -0400 Message-Id: <20210708120656.663851-7-thara.gopinath@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210708120656.663851-1-thara.gopinath@linaro.org> References: <20210708120656.663851-1-thara.gopinath@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org Add dt binding documentation to describe Qualcomm Limits Management Hardware node. Signed-off-by: Thara Gopinath --- .../devicetree/bindings/thermal/qcom-lmh.yaml | 100 ++++++++++++++++++ 1 file changed, 100 insertions(+) create mode 100644 Documentation/devicetree/bindings/thermal/qcom-lmh.yaml -- 2.25.1 diff --git a/Documentation/devicetree/bindings/thermal/qcom-lmh.yaml b/Documentation/devicetree/bindings/thermal/qcom-lmh.yaml new file mode 100644 index 000000000000..7f62bd3d543d --- /dev/null +++ b/Documentation/devicetree/bindings/thermal/qcom-lmh.yaml @@ -0,0 +1,100 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright 2021 Linaro Ltd. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/thermal/qcom-lmh.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Limits Management Hardware(LMh) + +maintainers: + - Thara Gopinath + +description: + Limits Management Hardware(LMh) is a hardware infrastructure on some + Qualcomm SoCs that can enforce temperature and current limits as + programmed by software for certain IPs like CPU. + +properties: + compatible: + enum: + - qcom,sdm845-lmh + + reg: + items: + - description: core registers + + interrupts: + maxItems: 1 + + '#interrupt-cells': + const: 1 + + interrupt-controller: true + + qcom,lmh-cpu-id: + description: + CPU id of the first cpu in the LMh cluster + $ref: /schemas/types.yaml#/definitions/uint32 + + qcom,lmh-temperature-arm: + description: + An integer expressing temperature threshold in millicelsius at which + the LMh thermal FSM is engaged. + $ref: /schemas/types.yaml#/definitions/int32 + + qcom,lmh-temperature-low: + description: + An integer expressing temperature threshold in millicelsius at which + the LMh thermal FSM is engaged. + $ref: /schemas/types.yaml#/definitions/int32 + + qcom,lmh-temperature-high: + description: + An integer expressing temperature threshold in millicelsius at which + the LMh thermal FSM is engaged. + $ref: /schemas/types.yaml#/definitions/int32 + +required: + - compatible + - reg + - interrupts + - #interrupt-cells + - interrupt-controller + - qcom,lmh-cpu-id + - qcom,lmh-temperature-arm + - qcom,lmh-temperature-low + - qcom,lmh-temperature-high + +additionalProperties: false + +examples: + - | + #include + #include + #include + + lmh_cluster1: lmh@17d70800 { + compatible = "qcom,sdm845-lmh"; + reg = <0 0x17d70800 0 0x401>; + interrupts = ; + qcom,lmh-cpu-id = <0x4>; + qcom,lmh-temperature-arm = <65000>; + qcom,lmh-temperature-low = <94500>; + qcom,lmh-temperature-high = <95000>; + interrupt-controller; + #interrupt-cells = <1>; + }; + - | + lmh_cluster0: lmh@17d78800 { + compatible = "qcom,sdm845-lmh"; + reg = <0 0x17d78800 0 0x401>; + interrupts = ; + qcom,lmh-cpu-id = <0x0>; + qcom,lmh-temperature-arm = <65000>; + qcom,lmh-temperature-low = <94500>; + qcom,lmh-temperature-high = <95000>; + interrupt-controller; + #interrupt-cells = <1>; + }; + - |