From patchwork Thu Feb 1 18:30:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sam Protsenko X-Patchwork-Id: 769080 Received: from mail-oa1-f49.google.com (mail-oa1-f49.google.com [209.85.160.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8417B5A4E0 for ; Thu, 1 Feb 2024 18:30:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706812229; cv=none; b=TaHYDETa0rf3bmxgUCdplRtDGWc8KKooWMrJyoAyrOtyI8Yi7DvAFHXlOxOQRdPQ1LcRGjN07QRAt4NGnjOOEgDO4WbZ/BouJDxQJTww5uf8pGQ32Zll8rqy+jZeeLID5NlBnVEthi9tg/svkTlr/798/sP4vDFpO+YXFDz5RUg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706812229; c=relaxed/simple; bh=YOpG66inrFrMSwtv9eZafv0ehvPXILbRNjY8udD6h50=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=hsSYlvvszODYwlUmIAv2ggbSNV9vHAmP3PtuknuZyRTxs7kEvauqm1pmDc1COs2yncjZMHPMrnTtWPn85/9yFWahuRWN6rBgywtY6olV8aHFCGoAn/8BLBfDXA7QC9tnIbcAozMe3Xn+qNasBgwLSozj3q9SGsThZiXw+jA6MTk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=iFKsMsxv; arc=none smtp.client-ip=209.85.160.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="iFKsMsxv" Received: by mail-oa1-f49.google.com with SMTP id 586e51a60fabf-204f50f305cso767888fac.3 for ; Thu, 01 Feb 2024 10:30:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706812226; x=1707417026; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=CEBlakKpXhkMju4MTgD7U/BUFtYGwg9dDqJk1HWfuik=; b=iFKsMsxvs4hQhVBixJNqD+meKjiPJkTBf4auOjSJzwZYT8k+9uYkdO/7FzLcgZmrqV 1YOBo3xYIyl6eh/ret3TSopf884h2UO0/ytUBMtod/YvWIABswoBVe7mnJhr4mIA0ls0 u4hClDGnvTHQMBzJV6azzo3uDkZLerziL7+Xi0QTxOzbU03/c7YnXUeVR5WXmP252Wo4 0yGOkBXDiEl/hJ47Ns2zLwZRNEgHM6EbfnBoGepUw+BGy4Q2IdCMRxdS4xTFNrHPY/15 YxPdUXNzHUANVV/sV9kOYB8szcZ+qNL2Z5nnQXmrCtEgRJbJ96wCXafOnub8O2SvT83Q DN1w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706812226; x=1707417026; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=CEBlakKpXhkMju4MTgD7U/BUFtYGwg9dDqJk1HWfuik=; b=TaDLTb201hEIaDLpMd2t6OJdY3+BQeMAkQi/Mf6R7VFUL7aQTJSvgXFfOyDqQpgFMx eK+9F0SBsstp5EJ8JzSwBnX1dGhuxoPSKeuRYhVqsCpEsATWnBGMpiP2ZjcctYhBrCmx C6xHkbDmLq2RLxEYhlyXdUP5nVmCjbEI4piWGA9xH6EQJyKQe0hzfQxKkKpT3QNl2+MK MhRwAPKuDwq3maJLnsK7nTHej0WBiJ1NLMiy0l1kPSEcP5Woc//5TFtUJ5uIeLJyqxlr py63jrrtwkZUgyN4zJXza0Sa2g5unkq+dMlX9lty+e7WT2nnafV5BgbqPbT6e0dxJ1SA yWLA== X-Gm-Message-State: AOJu0YxPZXmaBaDSJa1vW5bcF3cx9NQKxB3V5aJTgdatBEUiUfeHwvLn 7E3rD5UcdU10+o0jsnbIY8d7GmnMoQPX/BtssffecirZD8iGTqxrxCFn2iZPi18= X-Google-Smtp-Source: AGHT+IGvU1Hr9KV+JcFuynpKsFYqhObRqS3gz9n5UpwTaJGoNK/wmEI63CqcjSmn2b7HBkwokd9R+w== X-Received: by 2002:a05:6870:89a4:b0:218:6d38:1634 with SMTP id f36-20020a05687089a400b002186d381634mr6558727oaq.3.1706812226468; Thu, 01 Feb 2024 10:30:26 -0800 (PST) X-Forwarded-Encrypted: i=0; AJvYcCWPxLRHwJnG71yuUhivG/Ed9sMCzqJ70Kw/+v8sZgZcIEeNLyMLrW3BuRXquOnPRHJS21n4dMXUsBLAf/JZhzoVGMYa9cZxe6zp/zj+a7dJJJjK4QtwVLeHhvDkZCTWEuBaMaK9mti9c+Dk5U1++pslPZCmyi3PiaOD7sejkZIxDMYaDHqN45hY3cy3Fcwb1CvMdzwbjeQtooVc/2ykAg2P+u5ETT22RvAxxQ3u/7sGetw= Received: from localhost ([136.62.192.75]) by smtp.gmail.com with ESMTPSA id z5-20020a05683008c500b006e11d2e358bsm56737otg.40.2024.02.01.10.30.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 01 Feb 2024 10:30:26 -0800 (PST) From: Sam Protsenko To: Krzysztof Kozlowski Cc: Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3] arm64: dts: exynos: Add SPI nodes for Exynos850 Date: Thu, 1 Feb 2024 12:30:25 -0600 Message-Id: <20240201183025.14566-1-semen.protsenko@linaro.org> X-Mailer: git-send-email 2.39.2 Precedence: bulk X-Mailing-List: linux-samsung-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Some USI blocks can be configured as SPI controllers. Add corresponding SPI nodes to Exynos850 SoC device tree. Signed-off-by: Sam Protsenko Reviewed-by: Tudor Ambarus Link: https://lore.kernel.org/r/20240125013858.3986-4-semen.protsenko@linaro.org [krzysztof: order properties according to DTS coding style] Signed-off-by: Krzysztof Kozlowski --- Changes in v3: - Fix dtschema warnings by specifying "spi" as a first clock Changes in v2: - Sorted pinctrl properties properly arch/arm64/boot/dts/exynos/exynos850.dtsi | 54 +++++++++++++++++++++++ 1 file changed, 54 insertions(+) diff --git a/arch/arm64/boot/dts/exynos/exynos850.dtsi b/arch/arm64/boot/dts/exynos/exynos850.dtsi index e7e1171a3864..2ba67c3d0681 100644 --- a/arch/arm64/boot/dts/exynos/exynos850.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos850.dtsi @@ -738,6 +738,24 @@ usi_spi_0: usi@139400c0 { <&cmu_peri CLK_GOUT_SPI0_IPCLK>; clock-names = "pclk", "ipclk"; status = "disabled"; + + spi_0: spi@13940000 { + compatible = "samsung,exynos850-spi"; + reg = <0x13940000 0x30>; + clocks = <&cmu_peri CLK_GOUT_SPI0_PCLK>, + <&cmu_peri CLK_GOUT_SPI0_IPCLK>; + clock-names = "spi", "spi_busclk0"; + dmas = <&pdma0 5>, <&pdma0 4>; + dma-names = "tx", "rx"; + interrupts = ; + pinctrl-0 = <&spi0_pins>; + pinctrl-names = "default"; + num-cs = <1>; + samsung,spi-src-clk = <0>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; }; usi_cmgp0: usi@11d000c0 { @@ -779,6 +797,24 @@ serial_1: serial@11d00000 { clock-names = "uart", "clk_uart_baud0"; status = "disabled"; }; + + spi_1: spi@11d00000 { + compatible = "samsung,exynos850-spi"; + reg = <0x11d00000 0x30>; + clocks = <&cmu_cmgp CLK_GOUT_CMGP_USI0_PCLK>, + <&cmu_cmgp CLK_GOUT_CMGP_USI0_IPCLK>; + clock-names = "spi", "spi_busclk0"; + dmas = <&pdma0 12>, <&pdma0 13>; + dma-names = "tx", "rx"; + interrupts = ; + pinctrl-0 = <&spi1_pins>; + pinctrl-names = "default"; + num-cs = <1>; + samsung,spi-src-clk = <0>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; }; usi_cmgp1: usi@11d200c0 { @@ -820,6 +856,24 @@ serial_2: serial@11d20000 { clock-names = "uart", "clk_uart_baud0"; status = "disabled"; }; + + spi_2: spi@11d20000 { + compatible = "samsung,exynos850-spi"; + reg = <0x11d20000 0x30>; + clocks = <&cmu_cmgp CLK_GOUT_CMGP_USI1_PCLK>, + <&cmu_cmgp CLK_GOUT_CMGP_USI1_IPCLK>; + clock-names = "spi", "spi_busclk0"; + dmas = <&pdma0 14>, <&pdma0 15>; + dma-names = "tx", "rx"; + interrupts = ; + pinctrl-0 = <&spi2_pins>; + pinctrl-names = "default"; + num-cs = <1>; + samsung,spi-src-clk = <0>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; }; }; };