From patchwork Mon Mar 25 08:34:35 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 161027 Delivered-To: patch@linaro.org Received: by 2002:a02:c6d8:0:0:0:0:0 with SMTP id r24csp3696024jan; Mon, 25 Mar 2019 01:36:32 -0700 (PDT) X-Google-Smtp-Source: APXvYqwigBphg+fRkEfmV2Stgu6kJNyxo+b2B73NNJAoMzPWnYNAlal7D1IWG4wryw43OgOC6d+q X-Received: by 2002:a62:3585:: with SMTP id c127mr22530881pfa.71.1553502992693; Mon, 25 Mar 2019 01:36:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553502992; cv=none; d=google.com; s=arc-20160816; b=vPTPLmPwrph322tZvTSAW4ZvVng2ntEhhMI4t12Tfro+XEbIZEkcWyM/AyGIWnUMa0 QNqytQZnrL0wGjupZWNTGxj7svenoS8iIEIbcjIBkOKrqC81txtN6HH2WJkspBmbIX0N z42XqEYbKJ8QCplH5jARgijlu2xKZGTXqTTCCvOPaaLg91TThJbNy4Ls/WgJpaddPIuV XezNkJ//GtxeYVUDholU6d3CDuzMDU37zIGLtStP2Q3CTLt2K7fNJxA45LHPfPo+pPOy b8btYUdY0d2Zzp+SjFAdi9OIVC4fF/XIF+KcV9BuormZIIJ6GYrDBEPF6S6PUBVOKb00 FpUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=I2mi2k08jOxp1PtQKBAZ3mCOk+DUaqsOY0Beuqkwh7w=; b=tw3kxi1VE+5d+YDZDy8h6fBQX4FExWMie3BX+2pLBNyAiGdbzdOxh0jOfg0TQiLmht Trjn5qwf4XfLjnDaRcvkoWgymZod9f/YoDulf6jJTqxheiBkyMUbfBjCTL1UlB5HFnbi eyIulKSbQxuqzlW7g8MjbPvWJ9Y4NCG824oBYdj6PWLJWCxYSmygnvZhbv0zluzCjvX+ D4QWscAic1/XKFdOLB0BgilxcVdrfXdzkwB9nVPT/Jw+q75vr5CcThbtGQy47YHgED7v V55LEDlxhb3jOafA6TEagvMbHhHgRVUWJ7KCbe8K4UHC7Ufueae2U/1gTxJvAFQ37dKS Rg7A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=UPwvIb0k; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u65si13960318pfj.218.2019.03.25.01.36.32; Mon, 25 Mar 2019 01:36:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=UPwvIb0k; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730127AbfCYIgb (ORCPT + 31 others); Mon, 25 Mar 2019 04:36:31 -0400 Received: from fllv0016.ext.ti.com ([198.47.19.142]:52200 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730084AbfCYIg1 (ORCPT ); Mon, 25 Mar 2019 04:36:27 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id x2P8ZxHg105871; Mon, 25 Mar 2019 03:35:59 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1553502959; bh=I2mi2k08jOxp1PtQKBAZ3mCOk+DUaqsOY0Beuqkwh7w=; h=From:To:CC:Subject:Date; b=UPwvIb0kD3QbL5l5BQ0ImQtlaIttavQYBvjaWrmepS+0cvmyOEV3dBJ7xCFiy+6nl 8I/VsE4n9TEH25/8aQT5BC7eCa2bmSkm8qjThQonXe8OB7DznoZeN0TXP5roYpSrtw oOxEB0FHPCGOi3n+8hlbHhYDQ8zHhi3V0KzjNTUM= Received: from DFLE102.ent.ti.com (dfle102.ent.ti.com [10.64.6.23]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x2P8ZwQE051953 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 25 Mar 2019 03:35:58 -0500 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Mon, 25 Mar 2019 03:35:58 -0500 Received: from dlep33.itg.ti.com (157.170.170.75) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1713.5 via Frontend Transport; Mon, 25 Mar 2019 03:35:58 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id x2P8ZsFg006534; Mon, 25 Mar 2019 03:35:54 -0500 From: Kishon Vijay Abraham I To: Gustavo Pimentel , Bjorn Helgaas , Rob Herring , Lorenzo Pieralisi , Arnd Bergmann , Murali Karicheri CC: Kishon Vijay Abraham I , Jingoo Han , Greg Kroah-Hartman , , , , , , Subject: [PATCH v2 00/26] Add support for PCIe RC and EP mode in TI's AM654 SoC Date: Mon, 25 Mar 2019 14:04:35 +0530 Message-ID: <20190325083501.8088-1-kishon@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add PCIe RC support for TI's AM654 SoC. The PCIe controller in AM654 uses Synopsys core revision 4.90a and uses the same TI wrapper as used in keystone2 with certain modification. Hence AM654 will use the same pci wrapper driver pci-keystone.c This series was initially part of [1]. This series only includes patches that has to be merged via Lorenzo's tree. The PHY patches and dt patches will be sent separately. This series is created over keystone MSI cleanup series [2]. This series: *) Cleanup pci-keystone driver so that both RC mode and EP mode of AM654 can be supported *) Modify epc-core to support allocation of aligned buffers required for AM654 *) Fix ATU unroll identification *) Add support for both host mode and device mode in AM654 Changes from v1: *) Support for legacy interrupt in AM654 is removed (see backgrond here [3]) *) Allow of_pci_get_max_link_speed to be used by Endpoint controller driver *) Add support to set max-link-speed from DT in pci-keystone driver *) Update "Reviewed-by: Rob Herring " tags. [1] -> https://lore.kernel.org/patchwork/cover/989487/ [2] -> https://lkml.org/lkml/2019/3/21/193 [3] -> https://lkml.org/lkml/2019/3/19/235 Kishon Vijay Abraham I (26): PCI: keystone: Add start_link/stop_link dw_pcie_ops PCI: keystone: Cleanup error_irq configuration dt-bindings: PCI: keystone: Add "reg-names" binding information PCI: keystone: Perform host initialization in a single function PCI: keystone: Use platform_get_resource_byname to get memory resources PCI: keystone: Move initializations to appropriate places dt-bindings: PCI: Add dt-binding to configure PCIe mode PCI: keystone: Explicitly set the PCIe mode dt-bindings: PCI: Document "atu" reg-names PCI: dwc: Enable iATU unroll for endpoint too PCI: dwc: Fix ATU identification for designware version >= 4.80 PCI: keystone: Prevent ARM32 specific code to be compiled for ARM64 dt-bindings: PCI: Add PCI RC dt binding documentation for AM654 PCI: keystone: Add support for PCIe RC in AM654x Platforms PCI: keystone: Invoke phy_reset API before enabling PHY PCI: OF: Allow of_pci_get_max_link_speed() to be used by PCI Endpoint drivers PCI: keystone: Add support to set the max link speed from DT PCI: endpoint: Add support to allocate aligned buffers to be mapped in BARs PCI: dwc: Add const qualifier to struct dw_pcie_ep_ops PCI: dwc: Fix dw_pcie_ep_find_capability to return correct capability offset PCI: dwc: Add callbacks for accessing dbi2 address space PCI: keystone: Add support for PCIe EP in AM654x Platforms PCI: designware-ep: Configure RESBAR to advertise the smallest size PCI: designware-ep: Use aligned ATU window for raising MSI interrupts misc: pci_endpoint_test: Add support to test PCI EP in AM654x misc: pci_endpoint_test: Fix test_reg_bar to be updated in pci_endpoint_test .../bindings/pci/designware-pcie.txt | 7 +- .../devicetree/bindings/pci/pci-keystone.txt | 14 +- drivers/misc/pci_endpoint_test.c | 18 + drivers/pci/Makefile | 2 +- drivers/pci/controller/dwc/Kconfig | 25 +- drivers/pci/controller/dwc/pci-dra7xx.c | 2 +- drivers/pci/controller/dwc/pci-keystone.c | 577 +++++++++++++++--- drivers/pci/controller/dwc/pcie-artpec6.c | 2 +- .../pci/controller/dwc/pcie-designware-ep.c | 55 +- .../pci/controller/dwc/pcie-designware-host.c | 19 - .../pci/controller/dwc/pcie-designware-plat.c | 2 +- drivers/pci/controller/dwc/pcie-designware.c | 52 ++ drivers/pci/controller/dwc/pcie-designware.h | 15 +- drivers/pci/endpoint/functions/pci-epf-test.c | 5 +- drivers/pci/endpoint/pci-epf-core.c | 10 +- drivers/pci/of.c | 44 +- include/linux/pci-epc.h | 2 + include/linux/pci-epf.h | 3 +- 18 files changed, 682 insertions(+), 172 deletions(-) -- 2.17.1