From patchwork Thu Nov 13 07:45:21 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ankit Jindal X-Patchwork-Id: 40712 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f72.google.com (mail-la0-f72.google.com [209.85.215.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id D90E0240ED for ; Thu, 13 Nov 2014 07:47:53 +0000 (UTC) Received: by mail-la0-f72.google.com with SMTP id mc6sf8662679lab.7 for ; Wed, 12 Nov 2014 23:47:52 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=/0Yl4SyfRGjsG5wzyf7SwLOzgKEJS7XoIrR7tdW8aaY=; b=hDY6W1ezEJ33BPEvUOwVqNtoO8Tw8/ac3nod1nJMYeF7NcDc/htjqmDSnlA4LoDn0p TXJ7l5/wPzHn1JruTndl90cfmnHInzyt3DpDnkXGXOxTVbkbBrIJGLmC+3TYoey6WOy5 WrjQKTNQGG3uui/KlDStoFDv0JIZFT6ipXEeajR7H7IWhpAFwEpMxY3ETZCjwZqCjrHi iE3hbQS3j3JQ+v2wO5npYO4fPSM2ftDd98dfCqY3eqZecjnrQchIPppDVqGrf9BUEvIh cr7mJXGIv4h7C0ApLSPa+9cg5ViKwPROVU5Xn6/H0paXpIDGk8qONaLLB8d+W2+OE8/c V4CA== X-Gm-Message-State: ALoCoQmaQPivL+9AG+cvhoTin4l1FyRIFf6N1i5yV/JoxwxPKHjhfxBimgO857iKOX3a1E3hA1k1 X-Received: by 10.194.191.137 with SMTP id gy9mr8960244wjc.0.1415864872905; Wed, 12 Nov 2014 23:47:52 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.21.200 with SMTP id x8ls707744lae.76.gmail; Wed, 12 Nov 2014 23:47:52 -0800 (PST) X-Received: by 10.152.234.136 with SMTP id ue8mr741785lac.21.1415864872628; Wed, 12 Nov 2014 23:47:52 -0800 (PST) Received: from mail-lb0-f176.google.com (mail-lb0-f176.google.com. [209.85.217.176]) by mx.google.com with ESMTPS id tn9si37398841lbb.72.2014.11.12.23.47.52 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 12 Nov 2014 23:47:52 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.176 as permitted sender) client-ip=209.85.217.176; Received: by mail-lb0-f176.google.com with SMTP id 10so10474577lbg.7 for ; Wed, 12 Nov 2014 23:47:52 -0800 (PST) X-Received: by 10.112.235.196 with SMTP id uo4mr774278lbc.66.1415864872213; Wed, 12 Nov 2014 23:47:52 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp551220lbc; Wed, 12 Nov 2014 23:47:51 -0800 (PST) X-Received: by 10.70.34.206 with SMTP id b14mr1031708pdj.10.1415864869599; Wed, 12 Nov 2014 23:47:49 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m2si6267067pdj.77.2014.11.12.23.47.48 for ; Wed, 12 Nov 2014 23:47:49 -0800 (PST) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932172AbaKMHrc (ORCPT + 25 others); Thu, 13 Nov 2014 02:47:32 -0500 Received: from mail-pd0-f170.google.com ([209.85.192.170]:54095 "EHLO mail-pd0-f170.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932154AbaKMHr3 (ORCPT ); Thu, 13 Nov 2014 02:47:29 -0500 Received: by mail-pd0-f170.google.com with SMTP id z10so13946368pdj.15 for ; Wed, 12 Nov 2014 23:47:29 -0800 (PST) X-Received: by 10.70.136.164 with SMTP id qb4mr1005709pdb.36.1415864848959; Wed, 12 Nov 2014 23:47:28 -0800 (PST) Received: from pnqlab023.amcc.com ([182.73.239.130]) by mx.google.com with ESMTPSA id ev8sm24087271pdb.28.2014.11.12.23.47.24 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 12 Nov 2014 23:47:28 -0800 (PST) From: Ankit Jindal To: linux-kernel@vger.kernel.org Cc: "Hans J. Koch" , Greg Kroah-Hartman , patches@apm.com, linux-arm-kernel@lists.infradead.org, Rob Herring , Tushar Jagad , Russell King - ARM Linux , devicetree@vger.kernel.org, Guenter Roeck , Varka Bhadram , Kumar Gala , Ankit Jindal Subject: [PATCH v4 5/6] Documentation: dt-bindings: Add binding info for X-Gene QMTM UIO driver Date: Thu, 13 Nov 2014 13:15:21 +0530 Message-Id: <1415864722-2800-6-git-send-email-ankit.jindal@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1415864722-2800-1-git-send-email-ankit.jindal@linaro.org> References: <1415864722-2800-1-git-send-email-ankit.jindal@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: ankit.jindal@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.176 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds device tree binding documentation for X-Gene QMTM UIO driver. Signed-off-by: Ankit Jindal Signed-off-by: Tushar Jagad --- .../devicetree/bindings/uio/uio_xgene_qmtm.txt | 51 ++++++++++++++++++++ 1 file changed, 51 insertions(+) create mode 100644 Documentation/devicetree/bindings/uio/uio_xgene_qmtm.txt diff --git a/Documentation/devicetree/bindings/uio/uio_xgene_qmtm.txt b/Documentation/devicetree/bindings/uio/uio_xgene_qmtm.txt new file mode 100644 index 0000000..ed85bc6 --- /dev/null +++ b/Documentation/devicetree/bindings/uio/uio_xgene_qmtm.txt @@ -0,0 +1,51 @@ +APM X-Gene QMTM nodes + +The Applied Micro X-Gene SOC has on-chip QMTM (Queue manager +and Traffic manager). It is a device for managing hardware queues. +It also implements QoS among hardware queues hence term "traffic" +manager is present in its name. + +Required properties: +- compatible: Should be "apm,xgene-qmtm" +- reg: Address and length of the register set for the device. It contains the + information of registers in the same order as described by reg-names. +- reg-names: Should contain the register set names + - "csr": QMTM control and status register address space. + - "fabric": QMTM memory mapped access to queue states. +- qpool-memory: Points to the phandle of the node defining memory location for + creating QMTM queues. This must point to the reserved-memory node + (as-per reserved memory bindings). It is expected that size and + location of qpool memory will be configurable via bootloader. +- clocks: Reference to the clock entry. +- num-queues: Number of queues under this QMTM device. +- devid: QMTM identification number for the system having multiple QMTM devices. + This is used to form a unique id (a tuple of queue number and + device id) for the queues belonging to this device. + +Example: + qmtm1_uio_qpool: qmtm1_uio_qpool { + reg = <0x0 0x0 0x0 0x0> + }; + + qmtm1clk: qmtmclk@1f20c000 { + compatible = "apm,xgene-device-clock"; + clock-output-names = "qmtm1clk"; + status = "ok"; + }; + + qmtm1_uio: qmtm_uio@1f200000 { + compatible = "apm,xgene-qmtm"; + status = "disabled"; + reg = <0x0 0x1f200000 0x0 0x10000>, + <0x0 0x1b000000 0x0 0x400000>; + reg-names = "csr", "fabric"; + qpool = <&qmtm1_uio_qpool>; + clocks = <&qmtm1clk 0>; + num-queues = <0x400>; + devid = <1>; + }; + + /* Board-specific peripheral configurations */ + &qmtm1_uio { + status = "ok"; + };