From patchwork Tue May 2 10:08:31 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 98432 Delivered-To: patch@linaro.org Received: by 10.140.109.52 with SMTP id k49csp1794318qgf; Tue, 2 May 2017 03:10:08 -0700 (PDT) X-Received: by 10.84.176.100 with SMTP id u91mr40186859plb.39.1493719808149; Tue, 02 May 2017 03:10:08 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p88si17221074pfi.230.2017.05.02.03.10.07; Tue, 02 May 2017 03:10:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751507AbdEBKJn (ORCPT + 25 others); Tue, 2 May 2017 06:09:43 -0400 Received: from mail-pg0-f41.google.com ([74.125.83.41]:33762 "EHLO mail-pg0-f41.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751374AbdEBKJe (ORCPT ); Tue, 2 May 2017 06:09:34 -0400 Received: by mail-pg0-f41.google.com with SMTP id y4so53524077pge.0 for ; Tue, 02 May 2017 03:09:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=TCzWnzJHkW2SFRPz4eiJs5qhJ0x1GgU4cRW9E8ItAJo=; b=eIFdIXIcwgkX8EQ0Z1ohBKrfTfNSkDJG31WDvDLWEftFJfyBsLCj3F+vn3w9qqaPd0 jReS6V3OXB/vn+wdDPaD2yRzTIxxYd4ntZ9IINUg7O87uaxCNRYjNqMD25O7Bq7SQJcV nl/jAgM9qOTki1+li3FKRtLnx9N9/vqlqhIts= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=TCzWnzJHkW2SFRPz4eiJs5qhJ0x1GgU4cRW9E8ItAJo=; b=oYdwNTxTZ2M0Y9Vm+1XJ2tZFr4qU3PeDXxDCLRjTc1dNFMMAbcUtiYY9QK3Pz0w8hI F+JoPC1KIHtgQTQyQ62Umwn6SoN5xecYhcowByqFcqwMV1cBASdLTG305/9m3uNfTrrz zAkqpnQZbHLJfDxHWLwPMVq6YqKehHdaX0/Wx+7TXYdNdx8Ad+oYf/htZm/hR6JoenA0 XOl+ZFetX+DmSnSji5mLs8LxwnNo/Tfp+9PXWUdtEyUo/0Doke99MoxUEUaCNjWaaYqS Npi1o3GNnGLmwiBo0rASnKyYvH4gEz+2xHVhv6NHTdgqGT6rMWhKtXxsI/iiBgioZ08l lgxQ== X-Gm-Message-State: AN3rC/625fa0mMxUgJzk9Ba2w9/4p6jY7DNHQPeOsCIWC8ogGAH2dWeH OmqzpDW4sInZhLU0 X-Received: by 10.99.160.1 with SMTP id r1mr31333354pge.37.1493719773165; Tue, 02 May 2017 03:09:33 -0700 (PDT) Received: from localhost.localdomain (45-125-195-13.ip4.readyserver.sg. [45.125.195.13]) by smtp.gmail.com with ESMTPSA id 70sm29713046pfk.49.2017.05.02.03.09.20 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 02 May 2017 03:09:31 -0700 (PDT) From: Leo Yan To: Jonathan Corbet , Rob Herring , Mark Rutland , Wei Xu , Catalin Marinas , Will Deacon , Andy Gross , David Brown , Mathieu Poirier , Greg Kroah-Hartman , Suzuki K Poulose , Stephen Boyd , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, Mike Leach , Sudeep Holla Cc: Leo Yan Subject: [PATCH v8 1/7] coresight: bindings for CPU debug module Date: Tue, 2 May 2017 18:08:31 +0800 Message-Id: <1493719717-27698-2-git-send-email-leo.yan@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1493719717-27698-1-git-send-email-leo.yan@linaro.org> References: <1493719717-27698-1-git-send-email-leo.yan@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org According to ARMv8 architecture reference manual (ARM DDI 0487A.k) Chapter 'Part H: External debug', the CPU can integrate debug module and it can support self-hosted debug and external debug. Especially for supporting self-hosted debug, this means the program can access the debug module from mmio region; and usually the mmio region is integrated with coresight. So add document for binding debug component, includes binding to APB clock; and also need specify the CPU node which the debug module is dedicated to specific CPU. Suggested-by: Mike Leach Reviewed-by: Mathieu Poirier Reviewed-by: Suzuki K Poulose Acked-by: Rob Herring Signed-off-by: Leo Yan --- .../bindings/arm/coresight-cpu-debug.txt | 49 ++++++++++++++++++++++ 1 file changed, 49 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt -- 2.7.4 diff --git a/Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt b/Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt new file mode 100644 index 0000000..2982912 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt @@ -0,0 +1,49 @@ +* CoreSight CPU Debug Component: + +CoreSight CPU debug component are compliant with the ARMv8 architecture +reference manual (ARM DDI 0487A.k) Chapter 'Part H: External debug'. The +external debug module is mainly used for two modes: self-hosted debug and +external debug, and it can be accessed from mmio region from Coresight +and eventually the debug module connects with CPU for debugging. And the +debug module provides sample-based profiling extension, which can be used +to sample CPU program counter, secure state and exception level, etc; +usually every CPU has one dedicated debug module to be connected. + +Required properties: + +- compatible : should be "arm,coresight-cpu-debug"; supplemented with + "arm,primecell" since this driver is using the AMBA bus + interface. + +- reg : physical base address and length of the register set. + +- clocks : the clock associated to this component. + +- clock-names : the name of the clock referenced by the code. Since we are + using the AMBA framework, the name of the clock providing + the interconnect should be "apb_pclk" and the clock is + mandatory. The interface between the debug logic and the + processor core is clocked by the internal CPU clock, so it + is enabled with CPU clock by default. + +- cpu : the CPU phandle the debug module is affined to. When omitted + the module is considered to belong to CPU0. + +Optional properties: + +- power-domains: a phandle to the debug power domain. We use "power-domains" + binding to turn on the debug logic if it has own dedicated + power domain and if necessary to use "cpuidle.off=1" or + "nohlt" in the kernel command line or sysfs node to + constrain idle states to ensure registers in the CPU power + domain are accessible. + +Example: + + debug@f6590000 { + compatible = "arm,coresight-cpu-debug","arm,primecell"; + reg = <0 0xf6590000 0 0x1000>; + clocks = <&sys_ctrl HI6220_DAPB_CLK>; + clock-names = "apb_pclk"; + cpu = <&cpu0>; + };