From patchwork Wed Feb 28 03:56:44 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alex Shi X-Patchwork-Id: 129906 Delivered-To: patch@linaro.org Received: by 10.46.66.2 with SMTP id p2csp569121lja; Tue, 27 Feb 2018 20:00:20 -0800 (PST) X-Google-Smtp-Source: AG47ELuKByx/RDwpmdXQXV77RAhsy5ojVvv0kXQ/3Wfpk2cEF4C66YWHCTtKXw1VIvTRuAZVF02w X-Received: by 10.99.42.207 with SMTP id q198mr5137941pgq.186.1519790420260; Tue, 27 Feb 2018 20:00:20 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519790420; cv=none; d=google.com; s=arc-20160816; b=OoovJof+DxCGsXjddcWT/eQ7KKoHpIrGb/Mv1ixKITzSEaAA8DmkmFEeFHlALevYjT EUEG7/ac8T6SBggNF+olUb+d/rQS0GrXP9hT4hRTE4q3A1iBgAP4ljqj8UpV/dfoqucG diDJK87NxnnqnEder6g82m1LgANWjzX1rMfHdzhcbLWSyImmHWM1Yx4MA0uYEpjzEvHg 9rfcPcJs05bOdVrG6H5CGDIjrZHD7gwww9wizQeyXFXPVnbueiAkJK4ukLxBYK2T2pmS bBIsvY3K3AmgrA+uggaGiSWuT4fEmnI3vlAqqD9pd+yNOVC+MTElmwXFwD9tCKTCyxch 0Eyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=B05qSaRVvuSwICdyeBBOpt9FC3ROQfdqk+Z0jYLXYB8=; b=z91bDuA7OPrkOxWRwa7EoduM7dnG+AoaZSYKYstWv54lOt2F5aSvDzhw1LEAXr3+dO 3D9nU4yvsATP/lmil16h2atMO5nBCPmVXE5TdWNtWAVpZCn29W9jOktBotuHG+rmya7m 8NzJ8n1BLyGGIxlJbxnEWkUy7FHjA8VzIgmFtmI58fI8JaYnXgokvpvtGbYJ/duICcBt V/IYUBnBZZgxMP5N4Bh9WD53EjRapKz0PvgBKlF2u9Mnn/NlZ2kAxtUy6W+3bjoo3TUO 6XESztD8GZJpqAGR0eZlkrb/gUaUUZhcPWR83XBKN2EZEZnS8+rft6dMOFetD/IdjuD3 k48A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=E6ju6OjC; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g17-v6si571790plo.357.2018.02.27.20.00.19; Tue, 27 Feb 2018 20:00:20 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=E6ju6OjC; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752312AbeB1EAR (ORCPT + 28 others); Tue, 27 Feb 2018 23:00:17 -0500 Received: from mail-pl0-f67.google.com ([209.85.160.67]:35920 "EHLO mail-pl0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752290AbeB1EAN (ORCPT ); Tue, 27 Feb 2018 23:00:13 -0500 Received: by mail-pl0-f67.google.com with SMTP id 61-v6so780510plf.3 for ; Tue, 27 Feb 2018 20:00:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=B05qSaRVvuSwICdyeBBOpt9FC3ROQfdqk+Z0jYLXYB8=; b=E6ju6OjCiJsW5pkjT/fPxQvtIiQg+l/HfJJI5xOGT0mwtTCJ0hCLfApzIxg7WWD5xC cZ9HfaUX3XxMIdHBv6Yp0kZHW3MQejF1pMeOly5HA86nNjDTkrNdRZ0LSV9U9vfDsboy EeU/PTipJz1mHikULojEdYv+cNsNsc2lCVpxU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=B05qSaRVvuSwICdyeBBOpt9FC3ROQfdqk+Z0jYLXYB8=; b=N/22DgcQm1cBiFgMKc/S3SMDAZ9LCfgtTPKA0eAATYSW7d5PJ4q9GKQ1inATUMh9+6 T26T2i+Utf3o2uUsSavjaVeyoetjkrwvIkTpuAWFqGo9wFngbIG3+v/ehHGGOAxThkqN hKgPQUhhtUPgAFJP1ilYgYKNfSzkRJqtJTW+YAX1fORmmEaxi+z/c3sCCvFjWIQQoTsZ SOvpX/K5WcLAJ/ESIKX1bpPasqfp87SpSormrbE6bSTJx4TfkKZoyoWTsjvK6X6XZz9N ickxrRIW6gbA/KfpvbJ6ALMfzh85bBsDrI+9x6abMhxW6DSlNVQLVpdvzFbR3b//O255 cvGg== X-Gm-Message-State: APf1xPCM7YxE7qQevMhYYGFZSIc5dSVIo8o2GIpXXSOhRcdoLwKrqAQB Lq3eNBxjjH6sSDqOqGZ7R86hKQ== X-Received: by 2002:a17:902:b416:: with SMTP id x22-v6mr4295471plr.279.1519790412629; Tue, 27 Feb 2018 20:00:12 -0800 (PST) Received: from localhost.localdomain (176.122.172.82.16clouds.com. [176.122.172.82]) by smtp.gmail.com with ESMTPSA id q17sm739911pgt.7.2018.02.27.20.00.06 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 27 Feb 2018 20:00:12 -0800 (PST) From: Alex Shi To: Marc Zyngier , Will Deacon , Ard Biesheuvel , Catalin Marinas , stable@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Alex Shi Subject: [PATCH 22/29] arm64: cputype: Add missing MIDR values for Cortex-A72 and Cortex-A75 Date: Wed, 28 Feb 2018 11:56:44 +0800 Message-Id: <1519790211-16582-23-git-send-email-alex.shi@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1519790211-16582-1-git-send-email-alex.shi@linaro.org> References: <1519790211-16582-1-git-send-email-alex.shi@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Will Deacon commit f0be3364335d47267aa1f7c5ed5faaa59c70db13 upstream Hook up MIDR values for the Cortex-A72 and Cortex-A75 CPUs, since they will soon need MIDR matches for hardening the branch predictor. Signed-off-by: Will Deacon Signed-off-by: Alex Shi Conflicts: add A73 type in arch/arm64/include/asm/cputype.h --- arch/arm64/include/asm/cputype.h | 6 ++++++ 1 file changed, 6 insertions(+) -- 2.7.4 diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index 26a68dd..0843b3f 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -75,7 +75,10 @@ #define ARM_CPU_PART_AEM_V8 0xD0F #define ARM_CPU_PART_FOUNDATION 0xD00 #define ARM_CPU_PART_CORTEX_A57 0xD07 +#define ARM_CPU_PART_CORTEX_A72 0xD08 #define ARM_CPU_PART_CORTEX_A53 0xD03 +#define ARM_CPU_PART_CORTEX_A73 0xD09 +#define ARM_CPU_PART_CORTEX_A75 0xD0A #define APM_CPU_PART_POTENZA 0x000 @@ -86,6 +89,9 @@ #define MIDR_CORTEX_A53 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A53) #define MIDR_CORTEX_A57 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A57) +#define MIDR_CORTEX_A72 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A72) +#define MIDR_CORTEX_A73 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A73) +#define MIDR_CORTEX_A75 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A75) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX)