From patchwork Mon Nov 19 01:01:11 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sugaya Taichi X-Patchwork-Id: 151444 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp2057686ljp; Sun, 18 Nov 2018 17:00:43 -0800 (PST) X-Google-Smtp-Source: AJdET5cULdf+BomDvCPSqZyYJYvmna9Z3UeE0NO9N/Ro1ffws97U1N0imBJx/h+Ain6oYJxTVno+ X-Received: by 2002:a63:5153:: with SMTP id r19mr18135689pgl.281.1542589243335; Sun, 18 Nov 2018 17:00:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542589243; cv=none; d=google.com; s=arc-20160816; b=ynHOPW07DoGdXurg3Q5ra9uaggPzmn0nF74W6l7e8ILmmhh8feFHu7tV42bPtS5clQ ojn89mcPfbnJylWWBnYNzpZJ39tG783lLqWaoGWYwQFTsdaLIEOKi72yS3034V+4AkgT uzy9TT1wuWVaieHtD3xDVoa/taqydEJ/WnOM1xXXFRoTwEDUQ8UxR/c7d2yY2pOQ6pSH RZYjofH+Ffl8LglNmOSp2rbCcVLoCKgR4L4gGsWeKubxkeMsx/Y3tHdmlX0pZnDiUgfY EXWcD3Ny+UPTvH21OeyNlxwBKcqBvmVMmMah7OMR56TvIuQyBikXRMWsu3thAonibEFE hI0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=vseWi9EZ65Jbye7y0HwmFY+D27HAFSp5meVdCRO0Lmc=; b=QgeovAlxq/+QPRw73gA4dKrH4Kx3glPNmds3fH+JBoCHk+JkPscnlnTmUrk1Pv02Ly NSn5TR+QY0Stl4FaU0tlXwPgoxyXs/2lX7Rg7GRh6gl4S+hNOqMyE+Pn7xFStjG8V5Ux tEaSCSi5HkQlh49fdEXWNPor+fye68nod32+N5v17NjFUvx01U7izhxTv/eN2lC0tuBw afmDqAe3RaPJynY2Ub12SKvLX0BKbnzt3EP95L6kXKWZTgJR74LaKuIs2urtssza028U NflQx6jZAXwL0zqeOwj6cSzYqKmYTJJE3oRaTOjdCwOKxeDm/wmwAUeKZtWZOUqPVHIB L9sA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u8-v6si35184988pgj.409.2018.11.18.17.00.43; Sun, 18 Nov 2018 17:00:43 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727958AbeKSLWe (ORCPT + 32 others); Mon, 19 Nov 2018 06:22:34 -0500 Received: from mx.socionext.com ([202.248.49.38]:40693 "EHLO mx.socionext.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727622AbeKSLWd (ORCPT ); Mon, 19 Nov 2018 06:22:33 -0500 Received: from unknown (HELO iyokan-ex.css.socionext.com) ([172.31.9.54]) by mx.socionext.com with ESMTP; 19 Nov 2018 10:00:37 +0900 Received: from mail.mfilter.local (m-filter-1 [10.213.24.61]) by iyokan-ex.css.socionext.com (Postfix) with ESMTP id 5BD0060062; Mon, 19 Nov 2018 10:00:37 +0900 (JST) Received: from 172.31.9.53 (172.31.9.53) by m-FILTER with ESMTP; Mon, 19 Nov 2018 10:00:37 +0900 Received: from yuzu.css.socionext.com (yuzu [172.31.8.45]) by iyokan.css.socionext.com (Postfix) with ESMTP id C36A740387; Mon, 19 Nov 2018 10:00:36 +0900 (JST) Received: from M20VSDK.e01.socionext.com (unknown [10.213.118.34]) by yuzu.css.socionext.com (Postfix) with ESMTP id A489C120455; Mon, 19 Nov 2018 10:00:36 +0900 (JST) From: Sugaya Taichi To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org Cc: Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Greg Kroah-Hartman , Daniel Lezcano , Thomas Gleixner , Russell King , Jiri Slaby , Masami Hiramatsu , Jassi Brar , Sugaya Taichi Subject: [PATCH 06/14] dt-bindings: clock: milbeaut: add Milbeaut clock description Date: Mon, 19 Nov 2018 10:01:11 +0900 Message-Id: <1542589274-13878-7-git-send-email-sugaya.taichi@socionext.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1542589274-13878-1-git-send-email-sugaya.taichi@socionext.com> References: <1542589274-13878-1-git-send-email-sugaya.taichi@socionext.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add DT bindings document for Milbeaut clock. Signed-off-by: Sugaya Taichi --- .../devicetree/bindings/clock/milbeaut-clock.txt | 93 ++++++++++++++++++++++ 1 file changed, 93 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/milbeaut-clock.txt -- 1.9.1 diff --git a/Documentation/devicetree/bindings/clock/milbeaut-clock.txt b/Documentation/devicetree/bindings/clock/milbeaut-clock.txt new file mode 100644 index 0000000..5c093c8 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/milbeaut-clock.txt @@ -0,0 +1,93 @@ +Milbeaut M10V Clock Controller Binding +---------------------------------------- +Milbeaut clock controller is consists of few oscillators, PLL, multiplexer +and few divider modules + +This binding uses common clock bindings +[1] Documentation/devicetree/bindings/clock/clock-bindings.txt + +Required properties: +- compatible: shall be "socionext,milbeaut-m10v-clk-regs" +- reg: shall contain base address and length of clock registers +- #clock-cells: shall be 0 + +Example: + m10v-clk-tree@ { + compatible = "socionext,milbeaut-m10v-clk-regs"; + reg = <0x1d021000 0x4000>; + + clocks { + #address-cells = <0>; + #size-cells = <0>; + + uclk40xi: uclk40xi { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <40000000>; + }; + }; + } + +The clock consumer shall specify the desired clock-output of the clock +controller (as defined in [2]) by specifying output-id in its "clock" +phandle cell +[2] arch/arm/boot/dts/milbeaut-m10v-clk.h + +For example for UART1: + usio1: usio_uart@1e700010 { + index = <0>; + compatible = "socionext,milbeaut-m10v-usio-uart"; + reg = <0x1e700010 0x10>; + interrupts = <0 141 0x4>, <0 149 0x4>; + interrupt-names = "rx", "tx"; + clocks = <&hclk>; + }; + + + + +Required properties: +- compatible: + "socionext,milbeaut-m10v-clk-mux" + -clock-cells: should be 0 + -clocks: should be two factor + "socionext,milbeaut-m10v-pll-fixed-factor" + -clock-cells: should be 0 + -clocks: should be one factor + -offset: offset + -clock-div: div number + -clock-mult: multiple number + "socionext,milbeaut-m10v-clk-div" + -clock-cells: should be 0 + -clocks: should be one factor + -offset: offset + -mask: mask bit + -ratios: div ratio + +Example + piclk_mux_0: spiclk_mux_0 { + compatible = "socionext,m10v-clk-div"; + #clock-cells = <0>; + clocks = <&pll10_div_1_2>; + offset = ; + mask = <0x3>; + ratios = <4 0x5 2 0x4>; + }; + + pll10: pll10 { + compatible = "socionext,m10v-pll-fixed-factor"; + #clock-cells = <0>; + clocks = <&uclk40xi>; + offset = <10>; + clock-div = <5>; + clock-mult = <108>; + }; + + emmcclk: emmcclk { + compatible = "socionext,m10v-clk-div"; + #clock-cells = <0>; + clocks = <&pll11>; + offset = ; + mask = <0x3>; + ratios = <15 0x7 10 0x6 9 0x5 8 0x4>; + };