From patchwork Tue May 16 22:13:47 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Suman Anna X-Patchwork-Id: 99895 Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp2232442qge; Tue, 16 May 2017 15:14:37 -0700 (PDT) X-Received: by 10.84.229.78 with SMTP id d14mr279871pln.15.1494972877779; Tue, 16 May 2017 15:14:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1494972877; cv=none; d=google.com; s=arc-20160816; b=yHOT/7/rRAfxuq+ANWfBc5JBGU/H0QPB4WghHbK5fUC2UsiS4zzSiv2+r1FwlthBIH HUD46dTiDwF1OsCvCcKg+r7sY8JPzX5Lvalmsj4DueMgKYyzgKznrqO2Vc/9szhEecP0 MIltzlZDEDLA9WR80B3M1aA8Q8oS9gZxrgoXuR78yKAKVjRN2Rxdl8KCOevlM6k9Bfp8 oH5oC6umL9zB9LXju/TnIXUtRXj1CwwLD1EyFI/mu13F5EnoCmSkCKTtmgoIy35Pk8Q6 VuGbntKQjR65usR/2V471STOyS40QbUwqU1kRCUJgp335jFi5sgmRCMSNnSuIPnED1bs lTEg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=7nQlc87TkKErmqDQHXZMI94Hpz42UiuRbdcMHsz5dVc=; b=g7hE1RQdY0wLt0sm9w6ASvR/ijKWNH2AF+hfGCgGLzuqlXYXgP+XGS5XsK9kW04xtc FE4sjIeoSqz37hi/feSrOT2FAL4ji/fxe3l6c3ZApyX67Zl2uOwHEGDL/m7iQwpge5aK 6uKjPSsiU6ZMF6apcgqH3UhgdLVSKaTECrO5sVsRXLITfoBt/amrz/RHanhjnSfn0by0 MQ3ArVYm5r6fJ4riVY0kCz6xfmngrtggrosWcAgdx6XYM3KPG+E12h4wWElLOGaQft8M BumI6Kf2J18r466uPeh8EwWJfDJrCpxmNS86eUcUl8XwDlFZ7CmBNn8EhJHvFaHMMncl Zrnw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u72si131103pfk.60.2017.05.16.15.14.37; Tue, 16 May 2017 15:14:37 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753601AbdEPWOf (ORCPT + 25 others); Tue, 16 May 2017 18:14:35 -0400 Received: from lelnx194.ext.ti.com ([198.47.27.80]:63061 "EHLO lelnx194.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753574AbdEPWOc (ORCPT ); Tue, 16 May 2017 18:14:32 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by lelnx194.ext.ti.com (8.15.1/8.15.1) with ESMTP id v4GMDuZb021577; Tue, 16 May 2017 17:13:56 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1494972836; bh=O0uaz1dCiA9yXOzW77OeSw6FUOFMzag74fk8pLwVCNQ=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=Uhd4MSM+qJiBKd5O2N8P1JEQxT+SVykl67zI8zTrdJxbNIPnqia0Bb8Ttli5LntKc lkwT4z26O/mYwIaQVkabvUCPxNtpVeX7MeS4XDwTgwpFgyfp7EPPmeHVo4xkFs1tpY PG2o5H2zMbD5wYNaVBkMkreD59W8bKnm1qOQ/DdM= Received: from DLEE70.ent.ti.com (dlemailx.itg.ti.com [157.170.170.113]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id v4GMDuRn021742; Tue, 16 May 2017 17:13:56 -0500 Received: from dflp33.itg.ti.com (10.64.6.16) by DLEE70.ent.ti.com (157.170.170.113) with Microsoft SMTP Server id 14.3.294.0; Tue, 16 May 2017 17:13:55 -0500 Received: from legion.dal.design.ti.com (legion.dal.design.ti.com [128.247.22.53]) by dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id v4GMDtah031772; Tue, 16 May 2017 17:13:55 -0500 Received: from localhost (irmo.dhcp.ti.com [128.247.58.167]) by legion.dal.design.ti.com (8.11.7p1+Sun/8.11.7) with ESMTP id v4GMDt323280; Tue, 16 May 2017 17:13:55 -0500 (CDT) From: Suman Anna To: Sekhar Nori , Kevin Hilman CC: , , Suman Anna Subject: [PATCH 3/3] ARM: davinci: da8xx: Add DSP internal RAM memories as IOMEM resources Date: Tue, 16 May 2017 17:13:47 -0500 Message-ID: <20170516221347.37990-4-s-anna@ti.com> X-Mailer: git-send-email 2.12.0 In-Reply-To: <20170516221347.37990-1-s-anna@ti.com> References: <20170516221347.37990-1-s-anna@ti.com> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The DSP subsystem on DA8xx has various internal RAM memories that can accessed from the ARM side. These memories can be configured to be used as either RAM or Cache. Add these memories as IOMEM resources to the DSP device so that the driver can support loading of images into internal memories. Signed-off-by: Suman Anna --- arch/arm/mach-davinci/devices-da8xx.c | 18 ++++++++++++++++++ arch/arm/mach-davinci/include/mach/da8xx.h | 5 +++++ 2 files changed, 23 insertions(+) -- 2.12.0 diff --git a/arch/arm/mach-davinci/devices-da8xx.c b/arch/arm/mach-davinci/devices-da8xx.c index 74c76538cda3..22440c05d66a 100644 --- a/arch/arm/mach-davinci/devices-da8xx.c +++ b/arch/arm/mach-davinci/devices-da8xx.c @@ -800,6 +800,24 @@ static struct resource da8xx_rproc_resources[] = { .end = DA8XX_SYSCFG0_BASE + DA8XX_CHIPSIG_REG + 7, .flags = IORESOURCE_MEM, }, + { /* DSP L2 RAM */ + .name = "l2sram", + .start = DA8XX_DSP_L2_RAM_BASE, + .end = DA8XX_DSP_L2_RAM_BASE + SZ_256K - 1, + .flags = IORESOURCE_MEM, + }, + { /* DSP L1P RAM */ + .name = "l1pram", + .start = DA8XX_DSP_L1P_RAM_BASE, + .end = DA8XX_DSP_L1P_RAM_BASE + SZ_32K - 1, + .flags = IORESOURCE_MEM, + }, + { /* DSP L1D RAM */ + .name = "l1dram", + .start = DA8XX_DSP_L1D_RAM_BASE, + .end = DA8XX_DSP_L1D_RAM_BASE + SZ_32K - 1, + .flags = IORESOURCE_MEM, + }, { /* dsp irq */ .start = IRQ_DA8XX_CHIPINT0, .end = IRQ_DA8XX_CHIPINT0, diff --git a/arch/arm/mach-davinci/include/mach/da8xx.h b/arch/arm/mach-davinci/include/mach/da8xx.h index 7e464228948b..93ff1569cee5 100644 --- a/arch/arm/mach-davinci/include/mach/da8xx.h +++ b/arch/arm/mach-davinci/include/mach/da8xx.h @@ -75,6 +75,11 @@ extern unsigned int da850_max_speed; #define DA8XX_VPIF_BASE 0x01e17000 #define DA8XX_GPIO_BASE 0x01e26000 #define DA8XX_PSC1_BASE 0x01e27000 + +#define DA8XX_DSP_L2_RAM_BASE 0x11800000 +#define DA8XX_DSP_L1P_RAM_BASE (DA8XX_DSP_L2_RAM_BASE + 0x600000) +#define DA8XX_DSP_L1D_RAM_BASE (DA8XX_DSP_L2_RAM_BASE + 0x700000) + #define DA8XX_AEMIF_CS2_BASE 0x60000000 #define DA8XX_AEMIF_CS3_BASE 0x62000000 #define DA8XX_AEMIF_CTL_BASE 0x68000000