From patchwork Fri Jun 16 11:54:32 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 105719 Delivered-To: patch@linaro.org Received: by 10.140.91.77 with SMTP id y71csp1264262qgd; Fri, 16 Jun 2017 04:56:12 -0700 (PDT) X-Received: by 10.99.174.67 with SMTP id e3mr10800888pgp.119.1497614171988; Fri, 16 Jun 2017 04:56:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1497614171; cv=none; d=google.com; s=arc-20160816; b=uAHZvH2jM1wH35/PUIBkMrx2oGHwVxCxVXURISNW46/F1KHc3W0cyNGGepnOfqYkkS O2aPQtWZwi23YnMxgzEE4VEfmg1xkBMxJqxJDk8aiYmode9gplxpT/wp3tu9334s2C+C x2IvJo0XQwzADHW8Ilzam4FV2p5RySZ2ZkJwc5sxTzc7Qqgo7JQWpwiHPaqHx8XNYY5a 1NO5bXCC8sv/dWArygQp8SeFWZWQS4YyTvz7+3e83M+outSIAcOY+7QjWgRnb6CFZ3Xr M7UwgnUN3z8XTOyUHS6eshtTF43pbK3vPfG7lLP9UIV418OywdWgZSZ3CbDJq1J9vuWU Lxhw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=4z7jXcPsAkFgsxDF3e+2eXzVZ4h5fTXdzdI4T0h55Ps=; b=aT9eheWHbL6doDyn+nkzUf6BeGNvO2U0RpSEDNRMw62VMU3bEAPT078j48MWCSr0Lk 9E7hK2gGZjf2lr7/EkZYiyw/tb0/pU/cJi5vMRUJ2W68TAiBhvs+Z+WTq0I625DJ+KFm aKoReQTVG5qZj4WZdCkvcn8TlG8r8Ua7e5+dCdjYC1REnqKHn7cIU1Ioc+/LZ75hNi2f rW1+PjBvE7Fqnpkz11rF+JXIYm85ae91M2y9f8/XREFTWJqeasFn+asDWqUfKoV+wcam OP+Xpw1W/+hznn41MU6Ytid4cXijqxdlsrAfyatUnyf4kw8g2kHkmXW39D5AxlFTwawE wvGg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.b=EfGACjhk; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m11si1843908pgt.21.2017.06.16.04.56.11; Fri, 16 Jun 2017 04:56:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.b=EfGACjhk; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753281AbdFPLzs (ORCPT + 25 others); Fri, 16 Jun 2017 07:55:48 -0400 Received: from lelnx193.ext.ti.com ([198.47.27.77]:58385 "EHLO lelnx193.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752993AbdFPLzp (ORCPT ); Fri, 16 Jun 2017 07:55:45 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by lelnx193.ext.ti.com (8.15.1/8.15.1) with ESMTP id v5GBt2j0007685; Fri, 16 Jun 2017 06:55:02 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1497614102; bh=0hVGHjaNWeYI1x+/B0l16lgmoW4bSf+juW0+1/daXnU=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=EfGACjhkp9NuL6hpE6MFxBk/R/Sr7dhj7G5/LR5QTjC4vtnEIZR1I0AJwbMIr1qKJ 4qZsEhi+so8+bqsH8fq1gKSEf5mPSdQnUKnz6/U1ox8Kh0tlnIf9Af7LU+Hh+ro5Hc aO3SyH1afcI8jo6q+QEMt6HlT4o+q46CsbINCimE= Received: from DFLE73.ent.ti.com (dfle73.ent.ti.com [128.247.5.110]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id v5GBt2lx016050; Fri, 16 Jun 2017 06:55:02 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DFLE73.ent.ti.com (128.247.5.110) with Microsoft SMTP Server id 14.3.294.0; Fri, 16 Jun 2017 06:55:01 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id v5GBsd1Y016625; Fri, 16 Jun 2017 06:54:58 -0500 From: Kishon Vijay Abraham I To: Tony Lindgren , CC: Rob Herring , , , , , Ulf Hansson , , Russell King , Subject: [PATCH 05/12] ARM: dts: dra7-evm: Add pinmux configuration for MMC Date: Fri, 16 Jun 2017 17:24:32 +0530 Message-ID: <20170616115439.8508-6-kishon@ti.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20170616115439.8508-1-kishon@ti.com> References: <20170616115439.8508-1-kishon@ti.com> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Include dra74x-mmc-iodelay.dtsi which has pinmux and IODelay configuration values for the various MMC modes for dra74 SoC and use it in the pinctrl properties of MMC devicetree nodes present in dra7-evm. Signed-off-by: Kishon Vijay Abraham I --- arch/arm/boot/dts/dra7-evm.dts | 22 ++++++++++++++++++---- 1 file changed, 18 insertions(+), 4 deletions(-) -- 2.11.0 diff --git a/arch/arm/boot/dts/dra7-evm.dts b/arch/arm/boot/dts/dra7-evm.dts index e4c4037e6314..e74feb7ed53c 100644 --- a/arch/arm/boot/dts/dra7-evm.dts +++ b/arch/arm/boot/dts/dra7-evm.dts @@ -8,6 +8,7 @@ /dts-v1/; #include "dra74x.dtsi" +#include "dra74x-mmc-iodelay.dtsi" #include #include #include @@ -443,8 +444,6 @@ &mmc1 { status = "okay"; - pinctrl-names = "default"; - pinctrl-0 = <&mmc1_pins_default>; vmmc-supply = <&evm_3v3_sd>; vqmmc-supply = <&ldo1_reg>; bus-width = <4>; @@ -453,14 +452,29 @@ * is always hardwired. */ cd-gpios = <&gpio6 27 GPIO_ACTIVE_LOW>; + pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50-rev11", "sdr104-rev11", "ddr50", "sdr104"; + pinctrl-0 = <&mmc1_pins_default>; + pinctrl-1 = <&mmc1_pins_hs>; + pinctrl-2 = <&mmc1_pins_sdr12>; + pinctrl-3 = <&mmc1_pins_sdr25>; + pinctrl-4 = <&mmc1_pins_sdr50>; + pinctrl-5 = <&mmc1_pins_ddr50 &mmc1_iodelay_ddr_rev11_conf>; + pinctrl-6 = <&mmc1_pins_sdr104 &mmc1_iodelay_sdr104_rev11_conf>; + pinctrl-7 = <&mmc1_pins_ddr50 &mmc1_iodelay_ddr_rev20_conf>; + pinctrl-8 = <&mmc1_pins_sdr104 &mmc1_iodelay_sdr104_rev20_conf>; }; &mmc2 { status = "okay"; - pinctrl-names = "default"; - pinctrl-0 = <&mmc2_pins_default>; vmmc-supply = <&evm_1v8_sw>; bus-width = <8>; + pinctrl-names = "default", "hs", "ddr_1_8v-rev11", "ddr_1_8v", "hs200_1_8v-rev11", "hs200_1_8v"; + pinctrl-0 = <&mmc2_pins_default>; + pinctrl-1 = <&mmc2_pins_hs>; + pinctrl-2 = <&mmc2_pins_ddr_1_8v_rev11 &mmc2_iodelay_ddr_1_8v_rev11_conf>; + pinctrl-3 = <&mmc2_pins_ddr_rev20>; + pinctrl-4 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_rev11_conf>; + pinctrl-5 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_rev20_conf>; }; &cpu0 {