From patchwork Tue Oct 10 10:16:03 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 115382 Delivered-To: patch@linaro.org Received: by 10.140.22.163 with SMTP id 32csp3572589qgn; Tue, 10 Oct 2017 03:16:25 -0700 (PDT) X-Google-Smtp-Source: AOwi7QAmeHNtI9Qs7tydYcmiq/6irlDO9qabLU6rGCIMfyYc6AkZnTc4+uzQBHP7syWNsMljmVqH X-Received: by 10.84.253.134 with SMTP id a6mr11546976plm.193.1507630585782; Tue, 10 Oct 2017 03:16:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1507630585; cv=none; d=google.com; s=arc-20160816; b=UhbmnNhFl/VgmkslZL08SwfbRvBn2Y37wmygQZXwDDCnt+8X90JqhRQ9PVkqvelhEK chMOsn7VqBvl7PyNZ++0QHgE0EYID204RCw59isuiTRMdIUHlggY4f5uaSNbLw0wxJP1 IL91R9XvAupARYyvE0TL65Vtwc8wmqEAWaOITesStfG+kTzY8CUSbgifmcycJgZpD13D H+Z8ThPwPomYZXXb4IIHI7xv/tLCOfkBza8tb8fisVFHrrdwctsoz/c7t6Oi6KmlMwpd RTzbaVIHa6aoE7Oqq9p4pFSEaquP2fy9XSj8ecx+VgGH7qjybRlL+pKu8r2qEnmkXcsG 85RQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=yKAVzGBWQ4vPF3VupNAiDE6/jdxYaONLi/xPJz/sJ5o=; b=nzfIr9pYrmIwh4GncKUIkKYIvHNOtcFHUEl9rzDmUJvYkVl3MEnjgkUV3etfsFGZxF qCj3j1CKiFfUyGa4FmYxaH5S3DCqJeeAl5ZYvj6X2NAQ+WRwfKI3oxfYNIaMkOyg5zIG X3GU7VVohjZ+eIc/AAY1qO1YtKlDavsjRHdL5cfzZMME/k4RmzG7N+7m6H2K3lf3cuQn Rhfc8ip8hS3xVWW9skLh+1fwWysFKwd+NijR5GhpvQtdJnKbkenmXxcughPN5N0l2d6S 3ymd9FqTTD9Fx9ArPNjPXxrLFChOe06ZAFC8XKQcfnAq0QO9GMCyrnFmJbrZCs7G8EyX 7f2Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=J4CICszh; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x5si8818271plm.625.2017.10.10.03.16.25; Tue, 10 Oct 2017 03:16:25 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=J4CICszh; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756044AbdJJKQX (ORCPT + 26 others); Tue, 10 Oct 2017 06:16:23 -0400 Received: from fllnx210.ext.ti.com ([198.47.19.17]:25047 "EHLO fllnx210.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751398AbdJJKQU (ORCPT ); Tue, 10 Oct 2017 06:16:20 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by fllnx210.ext.ti.com (8.15.1/8.15.1) with ESMTP id v9AAGEBq005493; Tue, 10 Oct 2017 05:16:14 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1507630574; bh=c+G/43m7goMlgZwwASxfPz7pRMgekRCZOH3LPDAn3kw=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=J4CICszh8dzzilJ1o3wO+LCmYCS4whLbIxmzK8SZbH5XNG/gQLfv09DWxehg6rfRA k5Kn7ASnjNodNyjtfs3ifNlUJyZupB1gzE0yizKjy9QWytkuRul/aPgieqhH+HjsOa o9m6KVBPKL7qYUkX8jSWxNzVPg27XlmjsK7aWRT0= Received: from DLEE101.ent.ti.com (dlee101.ent.ti.com [157.170.170.31]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id v9AAGE38013135; Tue, 10 Oct 2017 05:16:14 -0500 Received: from DLEE100.ent.ti.com (157.170.170.30) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.845.34; Tue, 10 Oct 2017 05:16:14 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.845.34 via Frontend Transport; Tue, 10 Oct 2017 05:16:14 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id v9AAG8ui025359; Tue, 10 Oct 2017 05:16:12 -0500 From: Kishon Vijay Abraham I To: Bjorn Helgaas , Rob Herring , Mark Rutland CC: Kishon Vijay Abraham I , , , , , Subject: [PATCH 1/4] dt-bindings: PCI: dra7xx: Add SoC specific compatible strings Date: Tue, 10 Oct 2017 15:46:03 +0530 Message-ID: <20171010101606.15951-2-kishon@ti.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20171010101606.15951-1-kishon@ti.com> References: <20171010101606.15951-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add new compatible strings for dra74x SoC (also used by dra76x) and dra72x. This can be used to perform SoC specific configuration (like configuring PCIe in x2 lane mode). Signed-off-by: Kishon Vijay Abraham I Signed-off-by: Sekhar Nori --- Documentation/devicetree/bindings/pci/ti-pci.txt | 8 ++++++-- 1 file changed, 6 insertions(+), 2 deletions(-) -- 2.11.0 diff --git a/Documentation/devicetree/bindings/pci/ti-pci.txt b/Documentation/devicetree/bindings/pci/ti-pci.txt index 7f7af3044016..82cb875e4cec 100644 --- a/Documentation/devicetree/bindings/pci/ti-pci.txt +++ b/Documentation/devicetree/bindings/pci/ti-pci.txt @@ -1,8 +1,12 @@ TI PCI Controllers PCIe DesignWare Controller - - compatible: Should be "ti,dra7-pcie" for RC - Should be "ti,dra7-pcie-ep" for EP + - compatible: Should be "ti,dra7-pcie" for RC (deprecated) + Should be "ti,dra7-pcie-ep" for EP (deprecated) + Should be "ti,dra746-pcie-rc" for dra74x/dra76 in RC mode + Should be "ti,dra746-pcie-ep" for dra74x/dra76 in EP mode + Should be "ti,dra726-pcie-rc" for dra72x in RC mode + Should be "ti,dra726-pcie-ep" for dra72x in EP mode - phys : list of PHY specifiers (used by generic PHY framework) - phy-names : must be "pcie-phy0", "pcie-phy1", "pcie-phyN".. based on the number of PHYs as specified in *phys* property.