From patchwork Mon Oct 23 18:56:17 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Corentin Labbe X-Patchwork-Id: 116861 Delivered-To: patch@linaro.org Received: by 10.140.22.164 with SMTP id 33csp4974885qgn; Mon, 23 Oct 2017 12:02:16 -0700 (PDT) X-Received: by 10.84.248.142 with SMTP id q14mr10935582pll.307.1508785336437; Mon, 23 Oct 2017 12:02:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1508785336; cv=none; d=google.com; s=arc-20160816; b=cNwtPQNILpkhoR2miJrQK+ZkZpIyqF2Mh2pKF23ByEP4bt6f9nfLAjFA1FgJAfj0F7 0PsMszNyQ5U5P6z3C4iya3zYPTAAIRUHn1ikzB2tg7qi7dYnCDl7mBE6pazACexJPbqq ly/l0SP0/chtLuoWRMA4VwQh9n6ETr8R0mr61DqB68WXov6yI0GFWrdNT4tQp2vUdEFF e3oS/OgWm1/A8pZ/cT+uQZoU52H6inKpSSGRGR2YofhpDlaLvUcpaDCdKqieTvVxRTP9 mBFHw9VURhFcbo2Qqf3sJHbWUTHxWlaju6z+dRsRTB3AbLd1ovM3SmSXLSQYr+ULd5Fk vfyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=196DxAdiAIubhXPg58CYxaK7OcAX+X/0A5rx2xTS8Ns=; b=E8TWl8psQ3bB/Yjs8CHNxOZjLtTggISl+xCBOcS0IkoAZ1HUoSCPMxSmOxS5+RACKq GHbuizFjDQNfRbWNTF2WzvHlYI+Tl6e1fpnTJerl9NTfoQhSBDof49IJ1W5t9uXMjkBM 6xFiK3cfSwrTXBBBcJwRRJ0mjzuXejDFn5bAIaGML1c36ZWeLqRTBxUucd2YLGhZxOaz ybbue+Sct2JdVS+lF2MZ3FAK7OE2yXd6n8gqyn9DVrPJS7ZtlaRyo+g99ua1c6o89tsU 6bmOsbFJ8zvKYXvyQuu8Obmb7aSZbQtt7bOabk9j6mP0YqVA0Q70bhr8RWQzopHGQAXf BDOw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=MTA/gcd2; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j75si5759332pfj.26.2017.10.23.12.02.16; Mon, 23 Oct 2017 12:02:16 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=MTA/gcd2; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751890AbdJWS6r (ORCPT + 27 others); Mon, 23 Oct 2017 14:58:47 -0400 Received: from mail-wm0-f68.google.com ([74.125.82.68]:56266 "EHLO mail-wm0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751851AbdJWS6n (ORCPT ); Mon, 23 Oct 2017 14:58:43 -0400 Received: by mail-wm0-f68.google.com with SMTP id u138so11764635wmu.4; Mon, 23 Oct 2017 11:58:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=196DxAdiAIubhXPg58CYxaK7OcAX+X/0A5rx2xTS8Ns=; b=MTA/gcd2BTyrUM05IdFHkmeK4DRrjacNGK7ui1Yn2W/Mag/KrvLnuh09vsEhVwnkEG xLehVcJcCmWkraRvk6vioRiKh1dqiw2nCHg5jDGq1lgXy3YbMFzhQyW//pEMOL8gYwC7 NvOxXBEwOMRkjISqKmg+UZI0Pz0sKSnpLlxzgMEbd3wS2ly9GQr9IxkoUUNuGDiz/g5P dIhYLh2RckyXHBEy7UQJ3mzy3ytOWNCCr3aKpkg2jq8JeJoI28k4QF3g9CzC29gbiy1t GpkCBIXbx8l92Lym+lsW+5JfdcPjVu8aalDbpYuKHJRI99p0S9HKA06L3/GDgf0BsKGd 9EOw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=196DxAdiAIubhXPg58CYxaK7OcAX+X/0A5rx2xTS8Ns=; b=lPVdCYv+xmBlC9Skmne4LQrbv3qvQhw4tGGSUYiRpQHJI1hrxCbmxHObWvuXNraqB9 frRIhgGd7IaUzXGH17MDHlsv0Si7Ea2uJZjRSwq0X7vLQL2RFndCkAYaaSM1D8kEOMD1 55jE+ugHD17moTC7NwlPppYGEVp8n9dsKy2/lVo62d7+CW6vIYrwORqPPgJvVHWPOoA9 oL4WOJeHRVRWvxK0SZo8z9fUhEc+CoNpp94/fsM9KPTlYl6oUgDwAB2wfb/loOoHpMJX nUkBuD8AjyNwxUWghvmWatuFu/bW3dt5W9pMZfeOsR/78PkBidp1oli9XT/KakGugEBJ sV3Q== X-Gm-Message-State: AMCzsaVzhatunmktn9zUsKOKfk6uczgvVYZC4YPr5MuuNbRHTmQCafdQ 9KwVMIDRwEdswojDdsWiexg= X-Google-Smtp-Source: ABhQp+QZxL4Cv8wm1MiZ/6VzDWyzj9k5WVwu/ODdg2cVBDbLktCAH5r4Ph8gnl1o7jIMOFsfuTKopw== X-Received: by 10.28.211.66 with SMTP id k63mr5815216wmg.33.1508785121800; Mon, 23 Oct 2017 11:58:41 -0700 (PDT) Received: from Red.local (LFbn-MAR-1-580-96.w90-118.abo.wanadoo.fr. [90.118.159.96]) by smtp.googlemail.com with ESMTPSA id s196sm5370490wmb.26.2017.10.23.11.58.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 23 Oct 2017 11:58:41 -0700 (PDT) From: Corentin Labbe To: robh+dt@kernel.org, mark.rutland@arm.com, maxime.ripard@free-electrons.com, wens@csie.org, linux@armlinux.org.uk, catalin.marinas@arm.com, will.deacon@arm.com, peppe.cavallaro@st.com, alexandre.torgue@st.com, andrew@lunn.ch, f.fainelli@gmail.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Corentin Labbe Subject: [PATCH v8 01/10] dt-bindings: net: Restore sun8i dwmac binding Date: Mon, 23 Oct 2017 20:56:17 +0200 Message-Id: <20171023185626.31793-2-clabbe.montjoie@gmail.com> X-Mailer: git-send-email 2.13.6 In-Reply-To: <20171023185626.31793-1-clabbe.montjoie@gmail.com> References: <20171023185626.31793-1-clabbe.montjoie@gmail.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The original dwmac-sun8i DT bindings have some issue on how to handle integrated PHY and was reverted in last RC of 4.13. But now we have a solution so we need to get back that was reverted. This patch restore dt-bindings documentation about dwmac-sun8i This reverts commit 8aa33ec2f481 ("dt-bindings: net: Revert sun8i dwmac binding") Signed-off-by: Corentin Labbe --- .../devicetree/bindings/net/dwmac-sun8i.txt | 84 ++++++++++++++++++++++ 1 file changed, 84 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/dwmac-sun8i.txt -- 2.13.6 diff --git a/Documentation/devicetree/bindings/net/dwmac-sun8i.txt b/Documentation/devicetree/bindings/net/dwmac-sun8i.txt new file mode 100644 index 000000000000..725f3b187886 --- /dev/null +++ b/Documentation/devicetree/bindings/net/dwmac-sun8i.txt @@ -0,0 +1,84 @@ +* Allwinner sun8i GMAC ethernet controller + +This device is a platform glue layer for stmmac. +Please see stmmac.txt for the other unchanged properties. + +Required properties: +- compatible: should be one of the following string: + "allwinner,sun8i-a83t-emac" + "allwinner,sun8i-h3-emac" + "allwinner,sun8i-v3s-emac" + "allwinner,sun50i-a64-emac" +- reg: address and length of the register for the device. +- interrupts: interrupt for the device +- interrupt-names: should be "macirq" +- clocks: A phandle to the reference clock for this device +- clock-names: should be "stmmaceth" +- resets: A phandle to the reset control for this device +- reset-names: should be "stmmaceth" +- phy-mode: See ethernet.txt +- phy-handle: See ethernet.txt +- #address-cells: shall be 1 +- #size-cells: shall be 0 +- syscon: A phandle to the syscon of the SoC with one of the following + compatible string: + - allwinner,sun8i-h3-system-controller + - allwinner,sun8i-v3s-system-controller + - allwinner,sun50i-a64-system-controller + - allwinner,sun8i-a83t-system-controller + +Optional properties: +- allwinner,tx-delay-ps: TX clock delay chain value in ps. Range value is 0-700. Default is 0) +- allwinner,rx-delay-ps: RX clock delay chain value in ps. Range value is 0-3100. Default is 0) +Both delay properties need to be a multiple of 100. They control the delay for +external PHY. + +Optional properties for the following compatibles: + - "allwinner,sun8i-h3-emac", + - "allwinner,sun8i-v3s-emac": +- allwinner,leds-active-low: EPHY LEDs are active low + +Required child node of emac: +- mdio bus node: should be named mdio + +Required properties of the mdio node: +- #address-cells: shall be 1 +- #size-cells: shall be 0 + +The device node referenced by "phy" or "phy-handle" should be a child node +of the mdio node. See phy.txt for the generic PHY bindings. + +Required properties of the phy node with the following compatibles: + - "allwinner,sun8i-h3-emac", + - "allwinner,sun8i-v3s-emac": +- clocks: a phandle to the reference clock for the EPHY +- resets: a phandle to the reset control for the EPHY + +Example: + +emac: ethernet@1c0b000 { + compatible = "allwinner,sun8i-h3-emac"; + syscon = <&syscon>; + reg = <0x01c0b000 0x104>; + interrupts = ; + interrupt-names = "macirq"; + resets = <&ccu RST_BUS_EMAC>; + reset-names = "stmmaceth"; + clocks = <&ccu CLK_BUS_EMAC>; + clock-names = "stmmaceth"; + #address-cells = <1>; + #size-cells = <0>; + + phy-handle = <&int_mii_phy>; + phy-mode = "mii"; + allwinner,leds-active-low; + mdio: mdio { + #address-cells = <1>; + #size-cells = <0>; + int_mii_phy: ethernet-phy@1 { + reg = <1>; + clocks = <&ccu CLK_BUS_EPHY>; + resets = <&ccu RST_BUS_EPHY>; + }; + }; +};