From patchwork Sat Feb 10 02:41:10 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 127885 Delivered-To: patch@linaro.org Received: by 10.46.124.24 with SMTP id x24csp1187225ljc; Fri, 9 Feb 2018 18:42:08 -0800 (PST) X-Google-Smtp-Source: AH8x224T7EcdVPinzsg+YydvbajaUxooFjKiypEySP2mS82hKnz1sALdFyaTvZWfqruC76rWWbdC X-Received: by 10.98.137.213 with SMTP id n82mr4816157pfk.175.1518230528226; Fri, 09 Feb 2018 18:42:08 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518230528; cv=none; d=google.com; s=arc-20160816; b=mULPOaorv1SGHN5q3Gqt9dt/wQg9b1T+eg5b6P0bjxN8aRQ05zG1WIuiYjRTccLoEY RKc3J5AShIz+liihOxXFEgiz9A/gUVV7i+4Q83muwSWgLB4G/JTUjkxbgOfquUibzd4V L4Df8+3Xt7SQJ94OjFQf5opJoH9vWCN9qSqag5x3Ry+xXTmv9+CHlZR3JqCZS5+obs+c 80CzbQeCWO3ABSA0JKaGK+JklNSlsonCAz/wIkXDd73aK9x8bey3BZTfsAttir9LY5PX HC6JsSaGTQ8tJHqGcRsIImhIFMlSqUq9pREC3cxFITr0RiCFFa0q3LtcLqGZfItCWQaq FpDg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=MWeg+9XkZKnGZdk2HzId+WB8JIOjStYP2FFkvTYjQRc=; b=KcRsxojMP8Qgf/iXpgyC+EW2akkIltepuuKwiLHHncEr+8phAg37FWQSbLRz4/P+tO mAOG/UZJN+rhKVAHQEo5plQDzcPRarCar/ggVU+RnjzsXiSqowX4bGFAkdErQnHAg8F9 +jKVOxmzxa7HH7oe4oBfBZrBmJJv7i8yA3XMw/6Msi9XMChpwp0AtNab06QWfat7H80E NPm4d4y0qvhD6qq6QavyiMeVFsHRkKboJQA41XFhLv0/U5uTuJt34Z7sxbCTzEBK7arh kD4ASIyvSsn5Nhzzqg39iV3ltay4tzjmV1j5CdcwG5OmIqykMjvgfWDJIQm6dGUtVkft mWgw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=eat9PWuU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p10si763621pfe.287.2018.02.09.18.42.07; Fri, 09 Feb 2018 18:42:08 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=eat9PWuU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751371AbeBJCmD (ORCPT + 18 others); Fri, 9 Feb 2018 21:42:03 -0500 Received: from mail-pg0-f68.google.com ([74.125.83.68]:44928 "EHLO mail-pg0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751145AbeBJCmA (ORCPT ); Fri, 9 Feb 2018 21:42:00 -0500 Received: by mail-pg0-f68.google.com with SMTP id j9so4295334pgp.11 for ; Fri, 09 Feb 2018 18:42:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=MWeg+9XkZKnGZdk2HzId+WB8JIOjStYP2FFkvTYjQRc=; b=eat9PWuUS19VDcxnBsOHrcr9rGbjIeTMBiEe9aeK9ApBha/fqDAVyGi0OqZN6yJS4U cfrwi3C5Fn6dZR1d8RRsNmh27dqt4vf+1nzxElVOSE9di3ZcickS8oxWaSH49JOoqkr8 sVZKr1I2V5ieUHEzVWzLe1z+kqm9zkk4dXZc8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=MWeg+9XkZKnGZdk2HzId+WB8JIOjStYP2FFkvTYjQRc=; b=VYUe55wpFnXPkA7zM4CnlrBzb5qJtytdYo2+pzqRSyugsY/3d4O8/Y0L7knCOqV5mh j+IJQp7naM2iHEm/wlfBwVl1BoUAQiaPRddq3hUIth7Aq0bQy+jYPTyC5dxHIYOlvi7N thl2UL8IEpdwzbOu92yJF4ElQAIxIlnGFSat9CjLOh44N0D97i07IB8W0M3QN55ijye/ p83+lAgVoui2lC6q7sRYucl/imCaad1NTEb5wPe/vCmqS/y/sUR6Shmd32x5CkEGd8Gn 0yTzTb9ivwlHKWBWpqes0vtX5zjwDemK93kw/VQQk41db6pDPkP2a904UqdkYMpowJcz 3wUA== X-Gm-Message-State: APf1xPDiYkNVj0DxeEfs9VANEEwqGF1Dq1nHtm4xryoFYUrOd4XZ2Dhf +RgyuKdd79ajgskwCXQnDaJq X-Received: by 10.99.149.8 with SMTP id p8mr3841702pgd.186.1518230519562; Fri, 09 Feb 2018 18:41:59 -0800 (PST) Received: from localhost.localdomain ([2405:204:7185:1f8f:fdb9:648e:14d3:8b97]) by smtp.gmail.com with ESMTPSA id z6sm7883286pgu.49.2018.02.09.18.41.53 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 09 Feb 2018 18:41:59 -0800 (PST) From: Manivannan Sadhasivam To: mturquette@baylibre.com, sboyd@codeaurora.org, afaerber@suse.de, robh+dt@kernel.org, mark.rutland@arm.com Cc: liuwei@actions-semi.com, mp-cs@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, davem@davemloft.net, mchehab@kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, viresh.kumar@linaro.org, Manivannan Sadhasivam Subject: [PATCH v3 01/11] dt-bindings: clock: Add Actions S900 clock bindings Date: Sat, 10 Feb 2018 08:11:10 +0530 Message-Id: <20180210024120.27503-2-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20180210024120.27503-1-manivannan.sadhasivam@linaro.org> References: <20180210024120.27503-1-manivannan.sadhasivam@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add Actions Semi S900 clock bindings. Signed-off-by: Manivannan Sadhasivam Acked-by: Rob Herring --- .../devicetree/bindings/clock/actions,s900-cmu.txt | 47 +++++++ include/dt-bindings/clock/actions,s900-cmu.h | 139 +++++++++++++++++++++ 2 files changed, 186 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/actions,s900-cmu.txt create mode 100644 include/dt-bindings/clock/actions,s900-cmu.h -- 2.14.1 diff --git a/Documentation/devicetree/bindings/clock/actions,s900-cmu.txt b/Documentation/devicetree/bindings/clock/actions,s900-cmu.txt new file mode 100644 index 000000000000..93e4fb827cd6 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/actions,s900-cmu.txt @@ -0,0 +1,47 @@ +* Actions S900 Clock Management Unit (CMU) + +The Actions S900 clock management unit generates and supplies clock to various +controllers within the SoC. The clock binding described here is applicable to +S900 SoC. + +Required Properties: + +- compatible: should be "actions,s900-cmu" +- reg: physical base address of the controller and length of memory mapped + region. +- clocks: Reference to the parent clocks ("hosc", "losc") +- #clock-cells: should be 1. + +Each clock is assigned an identifier, and client nodes can use this identifier +to specify the clock which they consume. + +All available clocks are defined as preprocessor macros in +dt-bindings/clock/actions,s900-cmu.h header and can be used in device +tree sources. + +External clocks: + +The hosc clock used as input for the plls is generated outside the SoC. It is +expected that it is defined using standard clock bindings as "hosc". + +Actions S900 CMU also requires one more clock: + - "losc" - internal low frequency oscillator + +Example: Clock Management Unit node: + + cmu: clock-controller@e0160000 { + compatible = "actions,s900-cmu"; + reg = <0x0 0xe0160000 0x0 0x1000>; + clocks = <&hosc>, <&losc>; + #clock-cells = <1>; + }; + +Example: UART controller node that consumes clock generated by the clock +management unit: + + uart: serial@e012a000 { + compatible = "actions,s900-uart", "actions,owl-uart"; + reg = <0x0 0xe012a000 0x0 0x2000>; + interrupts = ; + clocks = <&cmu CLK_UART5>; + }; diff --git a/include/dt-bindings/clock/actions,s900-cmu.h b/include/dt-bindings/clock/actions,s900-cmu.h new file mode 100644 index 000000000000..2fa94e19922b --- /dev/null +++ b/include/dt-bindings/clock/actions,s900-cmu.h @@ -0,0 +1,139 @@ +/* + * Device Tree binding constants for Actions S900 Clock Management Unit + * + * Copyright (c) 2014 Actions Semi Inc. + * Copyright (c) 2017 Linaro Ltd. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#ifndef __DT_BINDINGS_CLOCK_S900_CMU_H +#define __DT_BINDINGS_CLOCK_S900_CMU_H + +#define CLK_NONE 0 + +/* fixed rate clocks */ +#define CLK_LOSC 1 +#define CLK_HOSC 2 + +/* pll clocks */ +#define CLK_CORE_PLL 3 +#define CLK_DEV_PLL 4 +#define CLK_DDR_PLL 5 +#define CLK_NAND_PLL 6 +#define CLK_DISPLAY_PLL 7 +#define CLK_DSI_PLL 8 +#define CLK_ASSIST_PLL 9 +#define CLK_AUDIO_PLL 10 + +/* system clock */ +#define CLK_CPU 15 +#define CLK_DEV 16 +#define CLK_NOC 17 +#define CLK_NOC_MUX 18 +#define CLK_NOC_DIV 19 +#define CLK_AHB 20 +#define CLK_APB 21 +#define CLK_DMAC 22 + +/* peripheral device clock */ +#define CLK_GPIO 23 + +#define CLK_BISP 24 +#define CLK_CSI0 25 +#define CLK_CSI1 26 + +#define CLK_DE0 27 +#define CLK_DE1 28 +#define CLK_DE2 29 +#define CLK_DE3 30 +#define CLK_DSI 32 + +#define CLK_GPU 33 +#define CLK_GPU_CORE 34 +#define CLK_GPU_MEM 35 +#define CLK_GPU_SYS 36 + +#define CLK_HDE 37 +#define CLK_I2C0 38 +#define CLK_I2C1 39 +#define CLK_I2C2 40 +#define CLK_I2C3 41 +#define CLK_I2C4 42 +#define CLK_I2C5 43 +#define CLK_I2SRX 44 +#define CLK_I2STX 45 +#define CLK_IMX 46 +#define CLK_LCD 47 +#define CLK_NAND0 48 +#define CLK_NAND1 49 +#define CLK_PWM0 50 +#define CLK_PWM1 51 +#define CLK_PWM2 52 +#define CLK_PWM3 53 +#define CLK_PWM4 54 +#define CLK_PWM5 55 +#define CLK_SD0 56 +#define CLK_SD1 57 +#define CLK_SD2 58 +#define CLK_SD3 59 +#define CLK_SENSOR 60 +#define CLK_SPEED_SENSOR 61 +#define CLK_SPI0 62 +#define CLK_SPI1 63 +#define CLK_SPI2 64 +#define CLK_SPI3 65 +#define CLK_THERMAL_SENSOR 66 +#define CLK_UART0 67 +#define CLK_UART1 68 +#define CLK_UART2 69 +#define CLK_UART3 70 +#define CLK_UART4 71 +#define CLK_UART5 72 +#define CLK_UART6 73 +#define CLK_VCE 74 +#define CLK_VDE 75 + +#define CLK_USB3_480MPLL0 76 +#define CLK_USB3_480MPHY0 77 +#define CLK_USB3_5GPHY 78 +#define CLK_USB3_CCE 79 +#define CLK_USB3_MAC 80 + +#define CLK_TIMER 83 + +#define CLK_HDMI_AUDIO 84 + +#define CLK_24M 85 + +#define CLK_EDP 86 + +#define CLK_24M_EDP 87 +#define CLK_EDP_PLL 88 +#define CLK_EDP_LINK 89 + +#define CLK_USB2H0_PLLEN 90 +#define CLK_USB2H0_PHY 91 +#define CLK_USB2H0_CCE 92 +#define CLK_USB2H1_PLLEN 93 +#define CLK_USB2H1_PHY 94 +#define CLK_USB2H1_CCE 95 + +#define CLK_DDR0 96 +#define CLK_DDR1 97 +#define CLK_DMM 98 + +#define CLK_ETH_MAC 99 +#define CLK_RMII_REF 100 + +#define CLK_NR_CLKS (CLK_RMII_REF + 1) + +#endif /* __DT_BINDINGS_CLOCK_S900_CMU_H */