From patchwork Mon Dec 3 18:33:29 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 152721 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7146069ljp; Mon, 3 Dec 2018 10:35:51 -0800 (PST) X-Google-Smtp-Source: AFSGD/XWrRAtKKqK3s1sNAG961ucdsw2jMi8CR2eo6mpgrvTn1guhDC/GrwMWNUkLo5v+VrPjxjM X-Received: by 2002:a17:902:2868:: with SMTP id e95mr17010178plb.317.1543862151047; Mon, 03 Dec 2018 10:35:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543862151; cv=none; d=google.com; s=arc-20160816; b=cQON5xHoiOFrkInEVWSdbdxvaFb6QujVfTRbd6UdMN0c7TLQ9XLJ9nfJblSTjg4JZl 4rRxb9m2GNQBSoCrjZrhv4IH49A+rIg3rWkyH6Z2arYoFTYzGVX30wcWi8Kox0vEZtWQ ljPjTAN/lmW+HWkjEBsuP6cLDKtSC6AWu2ZcazMkOFiW5uS7gwYS0PRnM/Dww5gzh2IR AhcPcBSMBc7Z4aLwHl5HHAcHdP+MqJdigvW1clBb8GDMQQorbZktXVqWt7GpM/zO9dKT pWki48HDoRuEZYgmhCsR6Up+3GmKugYhbGA4+S8ttAQaBk3hDQQFvckFi3po0WsdajWV 9jow== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=bxN1Bkl0sGb272jZKTW/rlZvTSKF7fLwHr1tSNNpIkc=; b=SvVStIvOrdgFdXevkHiFOVqRS31KZmdeIa2EfCzWgFvCANiUYRTxe1pGZ6NYBLiemn QsPIJcqBUVW1nQIy9TZYet6mbsHVyPDXT2FlSBCvNMZ5RJoJzwIihGjjcvn2055fK45J uDkfVZjUCRnZDErBz9I2qMl8PtROVWvr87mnHnN00S5T+aqhm/YJ9cUwGTcSveyCvsEX pYLJtC+ijiACGkLsA+bKWAnqkEgfyWnClldqtWDjxja/jZWSgbb6tr4FOqbFWr8/+rGF LqOHhtv7IhAM0rrbt6yvLhT4/GWDBFiq2hb+TLBZoCURrEweDyGz2oHD+TgIJnNh/F/V ZpTA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=esrzBH+T; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j34si13041420pgj.557.2018.12.03.10.35.50; Mon, 03 Dec 2018 10:35:51 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=esrzBH+T; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727016AbeLCSfv (ORCPT + 32 others); Mon, 3 Dec 2018 13:35:51 -0500 Received: from mail-pg1-f195.google.com ([209.85.215.195]:34249 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726954AbeLCSfj (ORCPT ); Mon, 3 Dec 2018 13:35:39 -0500 Received: by mail-pg1-f195.google.com with SMTP id 17so6115798pgg.1 for ; Mon, 03 Dec 2018 10:35:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=bxN1Bkl0sGb272jZKTW/rlZvTSKF7fLwHr1tSNNpIkc=; b=esrzBH+TR03Yy7QOusnb+0P1SrHFpIi0TVavFVtlBPKbVlyFYq4iYN7Fsg4zEEbh5W uSpfrXJdJUU9O2Ls+iBGF8JMV8lfCZp0rg+Cp9Hd+QCeaL7yFeyKIu4Fb4Kd1NXbfab4 3GhPc0Y+WLfD7Z0U/bUv7MtCcVghKhRbgSVvQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=bxN1Bkl0sGb272jZKTW/rlZvTSKF7fLwHr1tSNNpIkc=; b=Z6/ymRxDCqiMlt1JFYxA5sxxgBsQCFPJvkiYcwKEdZpqcHdZRNiV6Biz9sdCkix3PZ mAiNaqScK5JQxrlOyWNeyr5/Ia6IYE02CrSFIjNQwiMJ/QxQLJRxTlcy/E1tdKoDC8cW caCchHKjxlav6D5+He5rVPYrAaLC78Fxwx3nkLsEYZK/1A5t9ErHw6Z25e7sCt78JAXc LHMJD4PsBGZm1M+KWeflEQ+vWUxjk7TTVVgTIzfD0xwuMdogRjb360BlD9r7+t2KalZE Neho+Hb2hC3CDoy7MOk0cMhkqCgTlmC7CA3sDSApwsrluI9Am9gya0iVh9kmlHEx0Dze zRqQ== X-Gm-Message-State: AA+aEWZ85f2D90kLk4kZnzJpBRLenLUBEbhQ8EJLEj3Nhd3iT2P6EmPE xYl56l6oPB4X/AaU5fCS7aCIWg== X-Received: by 2002:a63:a91a:: with SMTP id u26mr13944081pge.349.1543862135802; Mon, 03 Dec 2018 10:35:35 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id f6sm20180969pfg.188.2018.12.03.10.35.34 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 10:35:35 -0800 (PST) From: Bjorn Andersson To: Michael Turquette , Stephen Boyd Cc: Andy Gross , David Brown , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Marc Gonzalez , Amit Kucheria Subject: [PATCH v2 2/3] clk: qcom: gcc-msm8998: Disable halt check of UFS clocks Date: Mon, 3 Dec 2018 10:33:29 -0800 Message-Id: <20181203183330.2073-3-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20181203183330.2073-1-bjorn.andersson@linaro.org> References: <20181203183330.2073-1-bjorn.andersson@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Drop the halt check of the UFS symbol clocks, in accordance with other platforms. This makes clk_disable_unused() happy and makes it possible to turn the clocks on again without an error. Signed-off-by: Bjorn Andersson --- Changes since v1: - None drivers/clk/qcom/gcc-msm8998.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) -- 2.18.0 diff --git a/drivers/clk/qcom/gcc-msm8998.c b/drivers/clk/qcom/gcc-msm8998.c index aed7f1f92614..792b431f9945 100644 --- a/drivers/clk/qcom/gcc-msm8998.c +++ b/drivers/clk/qcom/gcc-msm8998.c @@ -2375,7 +2375,7 @@ static struct clk_branch gcc_ufs_phy_aux_clk = { static struct clk_branch gcc_ufs_rx_symbol_0_clk = { .halt_reg = 0x75014, - .halt_check = BRANCH_HALT, + .halt_check = BRANCH_HALT_SKIP, .clkr = { .enable_reg = 0x75014, .enable_mask = BIT(0), @@ -2388,7 +2388,7 @@ static struct clk_branch gcc_ufs_rx_symbol_0_clk = { static struct clk_branch gcc_ufs_rx_symbol_1_clk = { .halt_reg = 0x7605c, - .halt_check = BRANCH_HALT, + .halt_check = BRANCH_HALT_SKIP, .clkr = { .enable_reg = 0x7605c, .enable_mask = BIT(0), @@ -2401,7 +2401,7 @@ static struct clk_branch gcc_ufs_rx_symbol_1_clk = { static struct clk_branch gcc_ufs_tx_symbol_0_clk = { .halt_reg = 0x75010, - .halt_check = BRANCH_HALT, + .halt_check = BRANCH_HALT_SKIP, .clkr = { .enable_reg = 0x75010, .enable_mask = BIT(0),