From patchwork Fri Jan 25 23:45:03 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 156662 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp938582jaa; Fri, 25 Jan 2019 15:46:22 -0800 (PST) X-Google-Smtp-Source: ALg8bN5HJoz41GzIcjLC3NlnH4WyK/+3bxNzSTsTZN2TN2CEpUPMGtKihA82dI/Si8OGXXg21/xb X-Received: by 2002:a62:fc52:: with SMTP id e79mr13126207pfh.8.1548459982809; Fri, 25 Jan 2019 15:46:22 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548459982; cv=none; d=google.com; s=arc-20160816; b=h83Sh7sKFjJwKT38+s2DvNW3VGKqXIb7vmD84L9W2qEcYjyyqIF62BQTDHHhF3zc49 knOfowdqCXH5dmIn6C93sSphXyX3p66Y1tax4qhTWsh7kU0fa4CjNJBjYesModbayBml kmQts9IQOt2sP13NQsXjIAZDwCEbmyYVYir5FH7ir5kT/uxHlkGe+It0Pru82xzVrYGN 7ool5oi5ODUpxDEgFCLtA+7qi4J6MfSzcnAFWjitOxKNHaBhWyyo5DKI77XkgE+Xbc+G CeiDJJH46D1FVs4AvCMFVmvyK6sdd/zCxVa4bE8i+05+Tqp3TrQmIs32hAS1a9iTJahs Bo7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=2e/BKakkztsacyE7KxQ2hK9BiY92qJSpHRggObm9auk=; b=uOs/gkAuRn59MfNrdrVdXbP83EEZkZnj13xM0wT/81XBWW/6rfYqozZoHDEhIsDGx4 qRfOR4xBVl3QJ66K3kCegozRaqWPg8/u3Hjv0PTWYfSWXwuiK6HV2/0XgxuCZGuc3mVt kWXVVwT+T0MpsjUAvKrRrTdq9LdzkFOXqb+RNYp1qK3HDPjdg2g8SLm3HFk0a8o3GyMD F8OMjG3wtc3gvwjs30GoPKg2plbKQRd0pvWRpoOLXGCchOLEXXSLz5wD0LqfzoJ3mz+h qUMLS+oy8dZrlR5+fIsZtSTu+t7jtzEqkfOmj3IGGkdRTByCACo5+PieLUNSVdtjAXwt fAow== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=OL34RnmU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 38si3082446pln.313.2019.01.25.15.46.22; Fri, 25 Jan 2019 15:46:22 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=OL34RnmU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729740AbfAYXqU (ORCPT + 31 others); Fri, 25 Jan 2019 18:46:20 -0500 Received: from mail-pf1-f194.google.com ([209.85.210.194]:39295 "EHLO mail-pf1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729509AbfAYXpi (ORCPT ); Fri, 25 Jan 2019 18:45:38 -0500 Received: by mail-pf1-f194.google.com with SMTP id r136so5442810pfc.6 for ; Fri, 25 Jan 2019 15:45:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=2e/BKakkztsacyE7KxQ2hK9BiY92qJSpHRggObm9auk=; b=OL34RnmUgZYPoY29dJN7yZgJSkEArXSCb+vDLyAbrd46qHvaJAS5uV/Lj8RL9m8rNX 50/HhX4pj9DGeihDWYAd/9zsfHojKg6CW0HpBgaML0YS1W8HZeLIxJE68kMHLQsFBkAU qY8oVrew9rIPAzlxyI7TdM3lcVjIje+PPdhg8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=2e/BKakkztsacyE7KxQ2hK9BiY92qJSpHRggObm9auk=; b=RpoxwmevDgtS6JaJN7p2YXcj69lOiVidYw2IBsCEbHYYRmeVweGnYVdw3VaanXDoKF ks3BnN6zw7ppFu0wafRHihz1nC/qAe+5S+WjhsIUYJDNT0ra7Lbv+22jiLfD+T9sk9G8 S2/B+eR7ei3wH91ozrumXkCTdZyjeG7jr8Bj4maRuU89OBmFrseue2paUXFd8CGcpCuC hJY8O4KoM4Gpbq0GWQugMYijL8wJulYS9J7pVlBsj/v+wsTlca9SgieUaYEWtu7sPNKG 0QjJ9sniQURK5agwjiiQb5xOWEh/E/ew+E4m+eFetkJAtRp18l4e/Ti2MuFU0+cpdXuX x8mw== X-Gm-Message-State: AJcUukc5ILGB1Zfskgb85h7BBrCg1b9sxuGXjgiLIct4KQkJDpAU/+mg 3lGwD8n5yasdUZqGOq+Ms7SnAA== X-Received: by 2002:a65:4646:: with SMTP id k6mr11512152pgr.153.1548459937042; Fri, 25 Jan 2019 15:45:37 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id y9sm32950302pfi.74.2019.01.25.15.45.35 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 25 Jan 2019 15:45:36 -0800 (PST) From: Bjorn Andersson To: Michael Turquette , Stephen Boyd Cc: Andy Gross , Bjorn Helgaas , David Brown , Khasim Syed Mohammed , Kishon Vijay Abraham I , Lorenzo Pieralisi , Mark Rutland , Niklas Cassel , Rob Herring , Stanimir Varbanov , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org Subject: [PATCH 1/7] clk: gcc-qcs404: Add PCIe resets Date: Fri, 25 Jan 2019 15:45:03 -0800 Message-Id: <20190125234509.26419-2-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20190125234509.26419-1-bjorn.andersson@linaro.org> References: <20190125234509.26419-1-bjorn.andersson@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Enabling PCIe requires several of the PCIe related resets from GCC, so add them all. Signed-off-by: Bjorn Andersson --- Stephen, I suggest that we merge this patch through Andy's devicetree branch, together with the DT patch in the end of this series. drivers/clk/qcom/gcc-qcs404.c | 7 +++++++ include/dt-bindings/clock/qcom,gcc-qcs404.h | 7 +++++++ 2 files changed, 14 insertions(+) -- 2.18.0 diff --git a/drivers/clk/qcom/gcc-qcs404.c b/drivers/clk/qcom/gcc-qcs404.c index 64da032bb9ed..cfb8789ff706 100644 --- a/drivers/clk/qcom/gcc-qcs404.c +++ b/drivers/clk/qcom/gcc-qcs404.c @@ -2675,6 +2675,13 @@ static const struct qcom_reset_map gcc_qcs404_resets[] = { [GCC_PCIE_0_PHY_BCR] = { 0x3e004 }, [GCC_PCIE_0_LINK_DOWN_BCR] = { 0x3e038 }, [GCC_PCIEPHY_0_PHY_BCR] = { 0x3e03c }, + [GCC_PCIE_0_AXI_MASTER_STICKY_ARES] = {0x3e040, 6}, + [GCC_PCIE_0_AHB_ARES] = {0x3e040, 5}, + [GCC_PCIE_0_AXI_SLAVE_ARES] = {0x3e040, 4}, + [GCC_PCIE_0_AXI_MASTER_ARES] = {0x3e040, 3}, + [GCC_PCIE_0_CORE_STICKY_ARES] = {0x3e040, 2}, + [GCC_PCIE_0_SLEEP_ARES] = {0x3e040, 1}, + [GCC_PCIE_0_PIPE_ARES] = {0x3e040, 0}, [GCC_EMAC_BCR] = { 0x4e000 }, }; diff --git a/include/dt-bindings/clock/qcom,gcc-qcs404.h b/include/dt-bindings/clock/qcom,gcc-qcs404.h index 6ceb55ed72c6..00ab0d77b38a 100644 --- a/include/dt-bindings/clock/qcom,gcc-qcs404.h +++ b/include/dt-bindings/clock/qcom,gcc-qcs404.h @@ -161,5 +161,12 @@ #define GCC_PCIE_0_LINK_DOWN_BCR 11 #define GCC_PCIEPHY_0_PHY_BCR 12 #define GCC_EMAC_BCR 13 +#define GCC_PCIE_0_AXI_MASTER_STICKY_ARES 14 +#define GCC_PCIE_0_AHB_ARES 15 +#define GCC_PCIE_0_AXI_SLAVE_ARES 16 +#define GCC_PCIE_0_AXI_MASTER_ARES 17 +#define GCC_PCIE_0_CORE_STICKY_ARES 18 +#define GCC_PCIE_0_SLEEP_ARES 19 +#define GCC_PCIE_0_PIPE_ARES 20 #endif