From patchwork Mon Mar 25 08:34:48 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 161037 Delivered-To: patch@linaro.org Received: by 2002:a02:c6d8:0:0:0:0:0 with SMTP id r24csp3696581jan; Mon, 25 Mar 2019 01:37:16 -0700 (PDT) X-Google-Smtp-Source: APXvYqw04o15OQtiRFGHyOfKQxqKK99Jn9fn24VFbMGyf7rRRKoIOI7U/D+W447OsiD80dHtqepz X-Received: by 2002:a62:4754:: with SMTP id u81mr23183401pfa.66.1553503036246; Mon, 25 Mar 2019 01:37:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553503036; cv=none; d=google.com; s=arc-20160816; b=NiqiOLQhm9F0hwqMOZHmiMaAsSjnrMQ9l+a0dJXOzrOHScGPFuQ5cG0/TdQNsl2hCB 9HXvKhQ0PvCgvo3luGkQzUbFDpPytFxTSZBlSL4cWQcyoPsZcaYqc+C/ydjZsF9mQeV0 bEv35zg9BPXtklh65FMDOE7AeOQwLR8PjWkXzifw8M4mfhOTDUdMnrFs5MCRFhF1XQn2 lHY4kXM9lRiWznbJiQqlhhsoeqsfKpnxTVl+bMvq1H5WElRgIfevE7aljjsCrCjCcE5A UotE93s08Px6BeYFhIIsOF18y0OON6m+ZkdkXY9H+v7yFaBEY8gj4G3j9Fj7vnHWX7XG LQlQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=dX0AnoHumpKjN/Hxuc1DnDN/uBYu6jOtQe3dNmu6KNI=; b=Fj8kzNevDPpiB0v51wAdyMDIMH+VxpAmU8zYvM8aDhFMmSlBxAEprdymr0z9AVeZFU Jzh1Wzfc0lNhBbAMkIU0voG6XvR5JgW2A0r682YQRsgRd+Z100WwiA4cz/eJoRwfAaSK QMT3G6cdZb4bSJYWbWPHfzXJ4E6F8W6TyoW2xMv4/ngDiqWfuxTp+IDDbZ0lQW7X9GqL vstNIqruSQNg9EIlv+eUQ9RVuw+p7rCYP8TsjvBXTVKwFtHaVOPTPYTgp1Aswl13K6S7 73TCUPTPufHlo8qcE1DukbFhEW6M0rHTDNSpAwzRh2vQXsmFxYgmn21XBDfXQuzEqp+4 mkFw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RBUxVVPN; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u5si13080602pgi.162.2019.03.25.01.37.15; Mon, 25 Mar 2019 01:37:16 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RBUxVVPN; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730288AbfCYIhO (ORCPT + 31 others); Mon, 25 Mar 2019 04:37:14 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:36642 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726207AbfCYIhM (ORCPT ); Mon, 25 Mar 2019 04:37:12 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id x2P8asfj039694; Mon, 25 Mar 2019 03:36:54 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1553503014; bh=dX0AnoHumpKjN/Hxuc1DnDN/uBYu6jOtQe3dNmu6KNI=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=RBUxVVPNTPO4OR6UPC17u2g3bc5+Nr5aYureskNZa37Zv63ueccTXXYGZsh8Bimlx DrNq4Kdykb3ac02Xt9pKp5Q0PEWlFvl/c/8K5whtf4oJaCFlTn4ypQu0PxcFm+JU7j Hy9t0jid1HuT2lSxxyGZhSjiRTGY96aNj0fJk1pE= Received: from DFLE111.ent.ti.com (dfle111.ent.ti.com [10.64.6.32]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x2P8asvl053233 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 25 Mar 2019 03:36:54 -0500 Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE111.ent.ti.com (10.64.6.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Mon, 25 Mar 2019 03:36:53 -0500 Received: from dlep33.itg.ti.com (157.170.170.75) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1713.5 via Frontend Transport; Mon, 25 Mar 2019 03:36:53 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id x2P8ZsFt006534; Mon, 25 Mar 2019 03:36:50 -0500 From: Kishon Vijay Abraham I To: Gustavo Pimentel , Bjorn Helgaas , Rob Herring , Lorenzo Pieralisi , Arnd Bergmann , Murali Karicheri CC: Kishon Vijay Abraham I , Jingoo Han , Greg Kroah-Hartman , , , , , , Subject: [PATCH v2 13/26] dt-bindings: PCI: Add PCI RC dt binding documentation for AM654 Date: Mon, 25 Mar 2019 14:04:48 +0530 Message-ID: <20190325083501.8088-14-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190325083501.8088-1-kishon@ti.com> References: <20190325083501.8088-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add devicetree binding documentation for PCIe in RC mode present in AM654 SoC. Signed-off-by: Kishon Vijay Abraham I --- Documentation/devicetree/bindings/pci/pci-keystone.txt | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) -- 2.17.1 diff --git a/Documentation/devicetree/bindings/pci/pci-keystone.txt b/Documentation/devicetree/bindings/pci/pci-keystone.txt index 8ee07197a063..5c60e911b8b1 100644 --- a/Documentation/devicetree/bindings/pci/pci-keystone.txt +++ b/Documentation/devicetree/bindings/pci/pci-keystone.txt @@ -11,7 +11,8 @@ described here as well as properties that are not applicable. Required Properties:- -compatibility: "ti,keystone-pcie" +compatibility: Should be "ti,keystone-pcie" for RC on Keystone2 SoC + Should be "ti,am654-pcie-rc" for RC on AM654x SoC reg: Three register ranges as listed in the reg-names property reg-names: "dbics" for the DesignWare PCIe registers, "app" for the TI specific application registers, "config" for the @@ -20,6 +21,9 @@ reg-names: "dbics" for the DesignWare PCIe registers, "app" for the pcie_msi_intc : Interrupt controller device node for MSI IRQ chip interrupt-cells: should be set to 1 interrupts: GIC interrupt lines connected to PCI MSI interrupt lines + (required if the compatible is "ti,keystone-pcie") +msi-map: As specified in Documentation/devicetree/bindings/pci/pci-msi.txt + (required if the compatible is "ti,am654-pcie-rc". ti,syscon-pcie-id : phandle to the device control module required to set device id and vendor id.