From patchwork Mon Mar 5 16:04:09 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andre Przywara X-Patchwork-Id: 130673 Delivered-To: patch@linaro.org Received: by 10.46.66.2 with SMTP id p2csp2853811lja; Mon, 5 Mar 2018 08:07:11 -0800 (PST) X-Google-Smtp-Source: AG47ELup9AnWtwzqGFWcuH2hfRjT7Piom+I8orIZVEylB7RVe7HuGowvc9sVbV30bVbelGqYBE3X X-Received: by 10.36.221.212 with SMTP id t203mr13870194itf.54.1520266031182; Mon, 05 Mar 2018 08:07:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1520266031; cv=none; d=google.com; s=arc-20160816; b=yaoMiVtTeIfgyKCTAENyQTYg0hFcj3kB2nbdA1WNhUSKg6j+kanLxk4v1agjN1JF/P eoBCk1WvWWu8WF7hSl0tnCzGdkE/Fo8X7d7fSwjvnuB6KuBc4WiXbLcDp7BkIFrA4EMG gw2rmY65Uz7syl3oR3A2BEbTmYa3UnTt+FEzhoukcnZfyptN9cfr29GjjOz3r5YLP7vx 0OU35PWHCK6Nv8nZNf7iRMOchQMvrj+9S0foeuAca5jOai9ZLfUmaDmL+YPedxnbFDs+ zbNQ1suD3Z06T6bU1nIRk+x/ep/grYRVA7iVK/banME+I7Q4r9dgK/JReDi37w1yZywr eD+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version :list-subscribe:list-help:list-post:list-unsubscribe:list-id :precedence:subject:cc:references:in-reply-to:message-id:date:to :from:dkim-signature:arc-authentication-results; bh=g0El2dypr6i1vWa1XndgR9lNb5q1DoLIBrNLgORtwr8=; b=0nisej4rMrvPBNSOZ0UOkiwrC3i7GSx3I6YpMKRo2EHMt3/RCD6nH8Te+Qk8tKtt21 3C4iWcmlTH1owE1O5yiyohZFB11cgx4Yp3vNGtv+G64Qm5V7ukhIwG7PtpJxFfVW3MYf Ghh23Vz1yeJ1xWK+27tdiUWtu7Z7idZHjP7xiP6/qoqyx7FOL08FQWnO9HVhYexau3PP bznGr5gDpTL0+JkMFjLi8SmTp2vhxh86xdm7C7I2nPldCn/rd9jqAtRbtQmztsLH2cuH ioOfWhR3enUQxe8hMnmtms0o1RlhEIBii4xeFpaVhB0TtO2vUiooMtWR3de4MSQhqfnB ntoQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=Yyxgpcce; spf=pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.xenproject.org (lists.xenproject.org. [192.237.175.120]) by mx.google.com with ESMTPS id l5si5346556itg.109.2018.03.05.08.07.10 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 05 Mar 2018 08:07:11 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) client-ip=192.237.175.120; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=Yyxgpcce; spf=pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1] helo=lists.xenproject.org) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1essc2-0000gg-7S; Mon, 05 Mar 2018 16:05:18 +0000 Received: from us1-rack-dfw2.inumbo.com ([104.130.134.6]) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1essc0-0000ai-Mh for xen-devel@lists.xenproject.org; Mon, 05 Mar 2018 16:05:16 +0000 X-Inumbo-ID: d68a74f9-208e-11e8-ba59-bc764e045a96 Received: from mail-wr0-x242.google.com (unknown [2a00:1450:400c:c0c::242]) by us1-rack-dfw2.inumbo.com (Halon) with ESMTPS id d68a74f9-208e-11e8-ba59-bc764e045a96; Mon, 05 Mar 2018 17:04:09 +0100 (CET) Received: by mail-wr0-x242.google.com with SMTP id f14so17816986wre.8 for ; Mon, 05 Mar 2018 08:05:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=jLK4YUCKZz8+uH5i92n7cYedFllgMLtfegFTq+1tRDE=; b=Yyxgpcce52jJG526SMtSviX2xDcO9EWnM76Wdhb5cw7JrS4gYBzAsc4fMWQ1hgmU6S jzo0bLvHf9r1YsBMu+vSDqXq204M9owmPGXD1SGKAa7ABassZ/icWHS9Vsv1NYnlSVKg 2u7t25MlBKLG9WIQqQNckCOMVvBNJeNKWb4sE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=jLK4YUCKZz8+uH5i92n7cYedFllgMLtfegFTq+1tRDE=; b=cmBPzds1/wYsk2WghZb5aEMAkffi4nUSqxRat0hOfp7MKzXL9PR2s6fbJAop0Ey2Xy gH5Smn6/zuv/B6vrxbiIH2i5SjuY8vjHifiJWKwRO6vSgQKfrMoeB5f38bDujLR1yjJ8 Magp5QigORIIyAc2jyRK6CmVTByW6FklaVs+9OKx6Q/74MUHpqNHRF3ZHmycWleNNb+N gU3x3sWVIGN+8JjwnR3qQ9F5i+HEqYtn4znOIPmZsKoCKrNGQM2pC/Jkzuxij3W99oDX d92js22wyT32N/DuS0KEbjhUtrQ92ywDj0nl33cygwOi12DIYvua22KELV2gbhXf2QRC Y2AA== X-Gm-Message-State: APf1xPDhDa5wPeQZaxhi+kL8raKo3MoLuBtG7N8bYaCzPsmnL+jpizPU KBLZZzzGfCTR9iGpkWhf1XfkVw== X-Received: by 10.223.139.144 with SMTP id o16mr12628327wra.279.1520265914458; Mon, 05 Mar 2018 08:05:14 -0800 (PST) Received: from e104803-lin.lan (mail.andrep.de. [217.160.17.100]) by smtp.gmail.com with ESMTPSA id y6sm6574381wmy.14.2018.03.05.08.05.13 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 05 Mar 2018 08:05:13 -0800 (PST) From: Andre Przywara To: Julien Grall , Stefano Stabellini Date: Mon, 5 Mar 2018 16:04:09 +0000 Message-Id: <20180305160415.16760-52-andre.przywara@linaro.org> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20180305160415.16760-1-andre.przywara@linaro.org> References: <20180305160415.16760-1-andre.przywara@linaro.org> Cc: xen-devel@lists.xenproject.org Subject: [Xen-devel] [PATCH 51/57] ARM: new VGIC: Add preliminary stub implementation X-BeenThere: xen-devel@lists.xenproject.org X-Mailman-Version: 2.1.18 Precedence: list List-Id: Xen developer discussion List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: xen-devel-bounces@lists.xenproject.org Sender: "Xen-devel" The ARM arch code requires an interrupt controller emulation to implement vgic_clear_pending_irqs(), although it is suspected that it is actually not necessary. Go with a stub for now to make the linker happy. Signed-off-by: Andre Przywara --- Changelog RFC ... v1: - split off from former patch, otherwise unchanged xen/arch/arm/vgic/vgic.c | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/xen/arch/arm/vgic/vgic.c b/xen/arch/arm/vgic/vgic.c index 5e767927c0..5d84a4d81a 100644 --- a/xen/arch/arm/vgic/vgic.c +++ b/xen/arch/arm/vgic/vgic.c @@ -790,6 +790,14 @@ void gic_dump_vgic_info(struct vcpu *v) spin_unlock_irqrestore(&v->arch.vgic.ap_list_lock, flags); } +void vgic_clear_pending_irqs(struct vcpu *v) +{ + /* + * TODO: It is unclear whether we really need this, so we might instead + * remove it on the caller site. + */ +} + /** * arch_move_irqs() - migrate the physical affinity of hardware mapped vIRQs * @v: the vCPU, already assigned to the new pCPU