From patchwork Thu Mar 15 20:30:40 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andre Przywara X-Patchwork-Id: 131863 Delivered-To: patch@linaro.org Received: by 10.46.84.17 with SMTP id i17csp1579490ljb; Thu, 15 Mar 2018 13:33:36 -0700 (PDT) X-Google-Smtp-Source: AG47ELtzw9zj5JvjWKrIOKxGM/anChRihC4VlWuRLGrAC5Wtv4P6OBX5MxwA78bEBSexwS4LwWKu X-Received: by 2002:a24:7a03:: with SMTP id a3-v6mr7588643itc.119.1521146015982; Thu, 15 Mar 2018 13:33:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521146015; cv=none; d=google.com; s=arc-20160816; b=fRFufn37uJfuOqimUdcmLB6GMuxVcRwv323m7Xp+rlNXEwtTk7DsesnrQJFydgucoh dHmQEzryjqiVM6rZZ6jLaumvhx8t6IdSu9Spf69NpE93EMc5cRa52oOvyxYkIUA8fS0y eLb4VZGzMCFtPbpfIylu7bmQzNrv2OrBB98WD5dP0P4OVjPejqtRW6Ot2xBaMykpsONe JforyIhfC5HWbYX6ZsLvxnpM5hT4/UPGo443lfdFiQ5tsAA3aw3eZleVnauqRPUxm3L2 VwSaxEw00WO7P/QBsCrOu27Tj02JwGAUDwyIY80F6wVRHMynjerrcA2QDvcqHClzuzbP zwRA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version :list-subscribe:list-help:list-post:list-unsubscribe:list-id :precedence:subject:cc:references:in-reply-to:message-id:date:to :from:dkim-signature:arc-authentication-results; bh=5HNCSc0jfxiBE/stKjPKj5K359WG9SS1LiE7kWD2ZNg=; b=kkEBi05tPs+rRBv8qA2PnpOhIEjjmaWCAM4//rzzDMdYT4u4i2cGCaZOH6meGexasw uw1PQ1ll6MVOdB//eLyn/zU/lAzuPeqK2g0vuw4EqeLnZatMEjdtB06X+Y5fy13KyOQy pPMSXaQRTH0Mggxok9vMfndnZRLh2658dyILtuv9uCdCN1euI3DwveMC2HnHsoE9KDUs lezj4If5RkHXWGGko+DGf+hdgt9tHHmrphkorv2asGltC4/fPmAp5R3ZDhhh3/0jsVSN mNPqp3cT7ot1rvLbzSxwmhz1ycJjUnS+iQo+8sPCPfhVB+Uffnaei77fDtbH653XMvcM W3kA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=iQXil088; spf=pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.xenproject.org (lists.xenproject.org. [192.237.175.120]) by mx.google.com with ESMTPS id m203-v6si2905530itm.110.2018.03.15.13.33.34 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Mar 2018 13:33:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) client-ip=192.237.175.120; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=iQXil088; spf=pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1] helo=lists.xenproject.org) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1ewZXR-0004Mm-9R; Thu, 15 Mar 2018 20:31:49 +0000 Received: from us1-rack-dfw2.inumbo.com ([104.130.134.6]) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1ewZXP-0004GN-7Y for xen-devel@lists.xenproject.org; Thu, 15 Mar 2018 20:31:47 +0000 X-Inumbo-ID: ddb01dc4-288f-11e8-9728-bc764e045a96 Received: from mail-wr0-x243.google.com (unknown [2a00:1450:400c:c0c::243]) by us1-rack-dfw2.inumbo.com (Halon) with ESMTPS id ddb01dc4-288f-11e8-9728-bc764e045a96; Thu, 15 Mar 2018 21:31:40 +0100 (CET) Received: by mail-wr0-x243.google.com with SMTP id z12so9641214wrg.4 for ; Thu, 15 Mar 2018 13:31:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=vODPaHdrEnFgYAvoQtF3b6XHWcKGwpzpdhYw46+ZbyI=; b=iQXil088lhH2VuUZj2avcK8rUQSL4DBiEKrgjgnPTlbXVcdDCY3KV3x0yPMd8zp1Fv P6I1tDjsmDQhc4AcDr5pZPi8Cs3Yn8LELLkkpAHWBxh4uqZ90A2dPqSln3h+tGGh/Q0S xNkHBXAoUUSgJCksF1x+f4AfwGIjBegHDd+0Y= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=vODPaHdrEnFgYAvoQtF3b6XHWcKGwpzpdhYw46+ZbyI=; b=AKMJkQ6xSDEZZ2vKtIOBo+kniBjl//jzBlwIi3NVCkYOClb6a2T7Rdia7KwCd7BLNL QJdpRL8vdfle7fWHf+nwxX2+bQWmZx+AisOvg9+78nFX7DkIWZHmNJa5WDOvixOefimx 1Kz81a1klH1cITjse6jdddRMPr6Ddb3T6omgJ4J1aIh+qX96/2GSrEqLbcHxxjYZ5rOF 0QhDiMyKWMEQlYApDOrI+mlCyg3761uKms8J4Hha8LJHUPLSwEHFLqZ0heVfAoG1QICH 7dmHl8psMNwtCddV0oh5xfnc/d0+h+a1ZtQCLU5Sm9T5e7B5BrwB+7PTrqYw0dtGJdHt 70Sg== X-Gm-Message-State: AElRT7FJk9/BGTLv4Ue3wcUCUQmuvqi8/PSYSfIsuJfWQcNxdzYd4Nto mUlJLfxTO41jQU8CsSA60NCWwg== X-Received: by 10.223.131.37 with SMTP id 34mr8537853wrd.169.1521145905027; Thu, 15 Mar 2018 13:31:45 -0700 (PDT) Received: from e104803-lin.lan (mail.andrep.de. [217.160.17.100]) by smtp.gmail.com with ESMTPSA id w125sm3217102wmw.20.2018.03.15.13.31.44 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 15 Mar 2018 13:31:44 -0700 (PDT) From: Andre Przywara To: Stefano Stabellini , Julien Grall Date: Thu, 15 Mar 2018 20:30:40 +0000 Message-Id: <20180315203050.19791-36-andre.przywara@linaro.org> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20180315203050.19791-1-andre.przywara@linaro.org> References: <20180315203050.19791-1-andre.przywara@linaro.org> Cc: xen-devel@lists.xenproject.org Subject: [Xen-devel] [PATCH v2 35/45] ARM: new VGIC: Handle virtual IRQ allocation/reservation X-BeenThere: xen-devel@lists.xenproject.org X-Mailman-Version: 2.1.18 Precedence: list List-Id: Xen developer discussion List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: xen-devel-bounces@lists.xenproject.org Sender: "Xen-devel" To find an unused virtual IRQ number Xen uses a scheme to track used virtual IRQs. Implement this interface in the new VGIC to make the Xen core/arch code happy. This is actually somewhat VGIC agnostic, so is mostly a copy of the code from the old VGIC. But it has to live in the VGIC files, so we can't easily reuse the existing implementation. Signed-off-by: Andre Przywara Acked-by: Julien Grall --- Changelog v1 ... v2: - Add Acked-by: xen/arch/arm/vgic/vgic.c | 44 ++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/xen/arch/arm/vgic/vgic.c b/xen/arch/arm/vgic/vgic.c index 277cf4a03e..d7ef6e32fc 100644 --- a/xen/arch/arm/vgic/vgic.c +++ b/xen/arch/arm/vgic/vgic.c @@ -712,6 +712,50 @@ bool vgic_evtchn_irq_pending(struct vcpu *v) return pending; } +bool vgic_reserve_virq(struct domain *d, unsigned int virq) +{ + if ( virq >= vgic_num_irqs(d) ) + return false; + + return !test_and_set_bit(virq, d->arch.vgic.allocated_irqs); +} + +int vgic_allocate_virq(struct domain *d, bool spi) +{ + int first, end; + unsigned int virq; + + if ( !spi ) + { + /* We only allocate PPIs. SGIs are all reserved */ + first = 16; + end = 32; + } + else + { + first = 32; + end = vgic_num_irqs(d); + } + + /* + * There is no spinlock to protect allocated_irqs, therefore + * test_and_set_bit may fail. If so retry it. + */ + do + { + virq = find_next_zero_bit(d->arch.vgic.allocated_irqs, end, first); + if ( virq >= end ) + return -1; + } while ( test_and_set_bit(virq, d->arch.vgic.allocated_irqs) ); + + return virq; +} + +void vgic_free_virq(struct domain *d, unsigned int virq) +{ + clear_bit(virq, d->arch.vgic.allocated_irqs); +} + struct irq_desc *vgic_get_hw_irq_desc(struct domain *d, struct vcpu *v, unsigned int virq) {