From patchwork Fri May 18 17:19:37 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 136327 Delivered-To: patch@linaro.org Received: by 2002:a2e:9706:0:0:0:0:0 with SMTP id r6-v6csp1505208lji; Fri, 18 May 2018 10:23:14 -0700 (PDT) X-Google-Smtp-Source: AB8JxZp3meQgvtVk+wl8m10GwZKLY1BLxHXuZ0kQKbglBqCDPiGe5J4xDmMsJ0vbI5Y0LBKBkPYs X-Received: by 2002:ac8:3267:: with SMTP id y36-v6mr10177493qta.25.1526664194696; Fri, 18 May 2018 10:23:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526664194; cv=none; d=google.com; s=arc-20160816; b=TcKjNdpxR2dVBMsvOh8Eh4FU/Oas2EI0yLhye6eOM3SUYvQ62uRjq0ILiqzOcaLkSe MKFW1LKusAZE9gg30RIic+xmBCheGQCxBM8wF2rSJPO2FfLJKjWI9U9c4QuS6lHsG8VP lab85wwEItePPQkaC9Bo9r63TGvhXvQUZ7K7D4T+8bqS+/xmXdPQm3FHTy6LZVXQJn9x HWbDOCHRYtthUpAkX0uhod+bndUq4VdGn23QaG4MwTHg5naVkQMQlRgNn2hsx4wYXLAh ZUYe+XJ8VNJRvTKwUehwnsBIuDHBBOp7JRRzLD7bcqtf0KKJxGTWIez8QVuacALtr29u Ricw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:message-id:date:to:from :arc-authentication-results; bh=6LBdd6uyCDQrgmAvm+BWBgpW+f/kBdsNqBdpCz+A5NY=; b=DaPbuxhtx5BQkEOmLHPhDNV4JOhlwTz67Js86OyOdqVthU3iazHyXoocpOuzP350mi gK0N2TJdPtpEZpz3gImu1a93m2wcBpKssAozSAnYTSGiMnUL/UixStHyNFhmYRjSt/WJ ptxWUNmTAzvfysCqgjMd2v59c5iNRlY1GCOQO2F76vSznx3t/yjQfh5wQe082vbi07Tu WHxdQ8QWS6yxVtEwxfGwMCDvZNnigTGwhP0eHu31sCHpzX/OT5CzyoeapiKS1qG6+BDf +fuEMd2l0M1K9kRa6vbdQVPSO7Bw83egwZeqn5DVw87vWQwzlCZdJs3aGqWT1TzKEQVn 1UyA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id g2-v6si7023456qvo.16.2018.05.18.10.23.14 for (version=TLS1 cipher=AES128-SHA bits=128/128); Fri, 18 May 2018 10:23:14 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:40110 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fJj62-0001qb-1E for patch@linaro.org; Fri, 18 May 2018 13:23:14 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:35851) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fJj37-0000VB-NF for qemu-devel@nongnu.org; Fri, 18 May 2018 13:20:14 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fJj36-0007OM-J5 for qemu-devel@nongnu.org; Fri, 18 May 2018 13:20:13 -0400 Received: from orth.archaic.org.uk ([2001:8b0:1d0::2]:41778) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32) (Exim 4.71) (envelope-from ) id 1fJj36-0007NV-Au for qemu-devel@nongnu.org; Fri, 18 May 2018 13:20:12 -0400 Received: from pm215 by orth.archaic.org.uk with local (Exim 4.89) (envelope-from ) id 1fJj34-0004jT-D3 for qemu-devel@nongnu.org; Fri, 18 May 2018 18:20:10 +0100 From: Peter Maydell To: qemu-devel@nongnu.org Date: Fri, 18 May 2018 18:19:37 +0100 Message-Id: <20180518172009.14416-1-peter.maydell@linaro.org> X-Mailer: git-send-email 2.17.0 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2001:8b0:1d0::2 Subject: [Qemu-devel] [PULL 00/32] target-arm queue X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Another target-arm queue, since we're over 30 patches already. Most of this is RTH's SVE-patches-part-1. thanks -- PMM The following changes since commit d32e41a1188e929cc0fb16829ce3736046951e39: Merge remote-tracking branch 'remotes/famz/tags/docker-and-block-pull-request' into staging (2018-05-18 14:11:52 +0100) are available in the Git repository at: git://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20180518 for you to fetch changes up to b94f8f60bd841c5b737185cd38263e26822f77ab: target/arm: Implement SVE Permute - Extract Group (2018-05-18 17:48:09 +0100) ---------------------------------------------------------------- target-arm queue: * Initial part of SVE implementation (currently disabled) * smmuv3: fix some minor Coverity issues * add model of Xilinx ZynqMP generic DMA controller * expose (most) Arm coprocessor/system registers to gdb via QEMU's gdbstub, for reads only ---------------------------------------------------------------- Abdallah Bouassida (3): target/arm: Add "ARM_CP_NO_GDB" as a new bit field for ARMCPRegInfo type target/arm: Add "_S" suffix to the secure version of a sysreg target/arm: Add the XML dynamic generation Eric Auger (2): hw/arm/smmuv3: Fix Coverity issue in smmuv3_record_event hw/arm/smmu-common: Fix coverity issue in get_block_pte_address Francisco Iglesias (2): xlnx-zdma: Add a model of the Xilinx ZynqMP generic DMA xlnx-zynqmp: Connect the ZynqMP GDMA and ADMA Richard Henderson (25): target/arm: Introduce translate-a64.h target/arm: Add SVE decode skeleton target/arm: Implement SVE Bitwise Logical - Unpredicated Group target/arm: Implement SVE load vector/predicate target/arm: Implement SVE predicate test target/arm: Implement SVE Predicate Logical Operations Group target/arm: Implement SVE Predicate Misc Group target/arm: Implement SVE Integer Binary Arithmetic - Predicated Group target/arm: Implement SVE Integer Reduction Group target/arm: Implement SVE bitwise shift by immediate (predicated) target/arm: Implement SVE bitwise shift by vector (predicated) target/arm: Implement SVE bitwise shift by wide elements (predicated) target/arm: Implement SVE Integer Arithmetic - Unary Predicated Group target/arm: Implement SVE Integer Multiply-Add Group target/arm: Implement SVE Integer Arithmetic - Unpredicated Group target/arm: Implement SVE Index Generation Group target/arm: Implement SVE Stack Allocation Group target/arm: Implement SVE Bitwise Shift - Unpredicated Group target/arm: Implement SVE Compute Vector Address Group target/arm: Implement SVE floating-point exponential accelerator target/arm: Implement SVE floating-point trig select coefficient target/arm: Implement SVE Element Count Group target/arm: Implement SVE Bitwise Immediate Group target/arm: Implement SVE Integer Wide Immediate - Predicated Group target/arm: Implement SVE Permute - Extract Group hw/dma/Makefile.objs | 1 + target/arm/Makefile.objs | 10 + include/hw/arm/xlnx-zynqmp.h | 5 + include/hw/dma/xlnx-zdma.h | 84 ++ include/qom/cpu.h | 5 +- target/arm/cpu.h | 37 +- target/arm/helper-sve.h | 427 +++++++++ target/arm/helper.h | 1 + target/arm/translate-a64.h | 118 +++ gdbstub.c | 10 + hw/arm/smmu-common.c | 4 +- hw/arm/smmuv3.c | 2 +- hw/arm/xlnx-zynqmp.c | 53 ++ hw/dma/xlnx-zdma.c | 832 +++++++++++++++++ target/arm/cpu.c | 1 + target/arm/gdbstub.c | 76 ++ target/arm/helper.c | 57 +- target/arm/sve_helper.c | 1562 +++++++++++++++++++++++++++++++ target/arm/translate-a64.c | 119 +-- target/arm/translate-sve.c | 2070 ++++++++++++++++++++++++++++++++++++++++++ .gitignore | 1 + target/arm/sve.decode | 419 +++++++++ 22 files changed, 5778 insertions(+), 116 deletions(-) create mode 100644 include/hw/dma/xlnx-zdma.h create mode 100644 target/arm/helper-sve.h create mode 100644 target/arm/translate-a64.h create mode 100644 hw/dma/xlnx-zdma.c create mode 100644 target/arm/sve_helper.c create mode 100644 target/arm/translate-sve.c create mode 100644 target/arm/sve.decode