From patchwork Thu Aug 9 04:21:46 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 143655 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp1601760ljj; Wed, 8 Aug 2018 21:22:41 -0700 (PDT) X-Google-Smtp-Source: AA+uWPyjLaamQ7ruQb3Fn+FC0v+CVU7a7DtfKKlvq5kSE7CTxgLLqj3FOQFf0GtCqpt2/JNyh67b X-Received: by 2002:aed:25cf:: with SMTP id y15-v6mr432497qtc.341.1533788560982; Wed, 08 Aug 2018 21:22:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533788560; cv=none; d=google.com; s=arc-20160816; b=mE/n5aiaDsU7VrkG1NJKeFTmEtbDYJML/XqrznANDa6Bvg0r3Nz345cDBM6nz+mgII 2SexndTwBN8c0YUPfOQ4salEVrjUczTG+c3+JcvVvRc6sKIB+Iq9dA5tqq1NpP5YRteF 0AhtJGLzRPnOCzenRNxdvL8ARwxQsw2o+v6cycoXsmPsl1ybg9FDK2SacqaBREVhTVuW 2VHzf8QYYpC1U5SMI5sydzAGpI+7hMDgn+MKSvcKwp8Mf5XOORq/oXiBCd7sOO/di4TY di/K7q0BdDdzDCg4W+4wOzcf1uGvXE+UdD3xHv2bdjOnvL3lSMoAkYDqnhMIc/JTmdVB HAXQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:message-id:date:to:from :dkim-signature:arc-authentication-results; bh=VFNh2tjp0249JgJsl+saUkX746bEnuYxLJHO5EWjvPM=; b=UwYgiK/opvJv2ce7AuP+8UmvC6L0S1cXGKIFbnv76HmRtQ8UWB5WNzm9bQ0fZ6xTXD QP5QMLJ+RMoo/A1Bl/6x00b+Ea3aXsD0GAGZUK98m2hRoVpezv/aa8uZcmc0L3RQuX0q RyVzCGbcT6F7Q35c+rf2GPNkCu5i/vY5znKaHwHHccN5StHStjzSRo1l+D6njvD/3eOF xXnYWhRXnauWxaLCwqneSooRCjjs8q1O/BaUhUFbNussJKzonWm7A+afAsVtM+H6U+UP U9s8gtxPd+yqhElS8lUQAYMNp6EJA+LUdyWU8ZR158reOo1IUKF9dT4idHclqM68dyrD 9B9w== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=UUbTtCCQ; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id 51-v6si5998550qtv.60.2018.08.08.21.22.40 for (version=TLS1 cipher=AES128-SHA bits=128/128); Wed, 08 Aug 2018 21:22:40 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=UUbTtCCQ; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:47224 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fncTA-0000ic-DN for patch@linaro.org; Thu, 09 Aug 2018 00:22:40 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:53942) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fncSj-0000i6-VZ for qemu-devel@nongnu.org; Thu, 09 Aug 2018 00:22:14 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fncSg-00075J-Rk for qemu-devel@nongnu.org; Thu, 09 Aug 2018 00:22:13 -0400 Received: from mail-pg1-x52b.google.com ([2607:f8b0:4864:20::52b]:40642) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fncSg-000748-Bi for qemu-devel@nongnu.org; Thu, 09 Aug 2018 00:22:10 -0400 Received: by mail-pg1-x52b.google.com with SMTP id x5-v6so2105660pgp.7 for ; Wed, 08 Aug 2018 21:22:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=VFNh2tjp0249JgJsl+saUkX746bEnuYxLJHO5EWjvPM=; b=UUbTtCCQG0Ac2f70+mMFifYk/m9eljmfPO775LnhigL5JFZBmlEd6XXu/AbgNovf1M JKVfvPgSfXhTaGKNvv1o9vvNDkgXS3F8NANiryC3QFu+VmyJttEHsVaJcm4x9UhGjIXK g+KxPPg5ypT+6+4dxrIaetRoQy24YmPX/Xj14= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=VFNh2tjp0249JgJsl+saUkX746bEnuYxLJHO5EWjvPM=; b=bvHC90Y2RzgE1Ysg0cJWVEssfQ518WG7MslqrZaNOaKbE3zECgflZGRQ+BkpZmFwjk 4MvGjzm8wO1uVe2pH8c/BNegyYTy1++fRtcJ9bXmPE/RWEU9qwe5/B29FrLQ8AEBYAsf eIaeT0HBq73UJlO6GWbPN6PyIk42R+z3UGltb7mMBMk4CyrndwA1JAxgRCfeZbfXwsSu sFnb+5zGacNVycJPFpR+QsNafmcC6yJiGEWepItIWZ7sQH6Gs97HTDbLvUbTW6Cg4IvS NT+3mm3Pc3YvVNpprbi4XjbipVTCoQEpPaQbKsOJiMKTHEiumpkrAdLNCCPUjyxDYPzg Cidw== X-Gm-Message-State: AOUpUlF/plOGcwCucZjuvJRAAuLGuh9vXVJBAvk14jSQZKJD/62rokOF jeRGaeOU9/RSMow0twT0DDm6ucqvi3Y= X-Received: by 2002:a62:5047:: with SMTP id e68-v6mr562664pfb.157.1533788528450; Wed, 08 Aug 2018 21:22:08 -0700 (PDT) Received: from cloudburst.twiddle.net (97-113-8-179.tukw.qwest.net. [97.113.8.179]) by smtp.gmail.com with ESMTPSA id m30-v6sm7355799pff.121.2018.08.08.21.22.06 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 08 Aug 2018 21:22:07 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 8 Aug 2018 21:21:46 -0700 Message-Id: <20180809042206.15726-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::52b Subject: [Qemu-devel] [PATCH 00/20] target/arm: sve system mode patches X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: laurent.desnogues@gmail.com, peter.maydell@linaro.org, alex.bennee@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" This is my current set of patches for running SVE in system mode. The first half deal with the system registers that affect SVE. I recall that Peter has said he'd like the first patch to be done a different way, but we haven't had a chance to talk about what form it should take. I've left it as-is since it does what I need for now. The second half re-implement the SVE memory operations. The FF and NF loads had been stubbed out. Getting those to work requires some infrastructure that can be reused to speed up normal loads -- one guest-to-host tlb lookup can be reused for the rest of the page. r~ Based-on: <20180809034033.10579-1-richard.henderson@linaro.org> Richard Henderson (20): target/arm: Set ISAR bits for -cpu max target/arm: Set ID_AA64PFR0 bits for SVE for -cpu max target/arm: Define ID_AA64ZFR0_EL1 target/arm: Adjust sve_exception_el target/arm: Fix arm_cpu_data_is_big_endian for aa64 user-only target/arm: Fix arm_current_el for user-only target/arm: Fix is_a64 for user-only target/arm: Pass in current_el to fp and sve_exception_el target/arm: Handle SVE vector length changes in system mode target/arm: Adjust aarch64_cpu_dump_state for system mode SVE target/arm: Clear unused predicate bits for LD1RQ target/arm: Rewrite helper_sve_ld1*_r using pages target/arm: Rewrite helper_sve_ld[234]*_r target/arm: Rewrite helper_sve_st[1234]*_r target/arm: Split contiguous loads for endianness target/arm: Split contiguous stores for endianness target/arm: Rewrite vector gather loads target/arm: Rewrite vector gather stores target/arm: Rewrite vector gather first-fault loads target/arm: Pass TCGMemOpIdx to sve memory helpers target/arm/cpu.h | 47 +- target/arm/helper-sve.h | 385 +++++-- target/arm/internals.h | 5 + target/arm/cpu.c | 24 +- target/arm/cpu64.c | 93 +- target/arm/helper.c | 237 +++-- target/arm/op_helper.c | 1 + target/arm/sve_helper.c | 2062 +++++++++++++++++++++++++----------- target/arm/translate-a64.c | 8 +- target/arm/translate-sve.c | 670 ++++++++---- 10 files changed, 2453 insertions(+), 1079 deletions(-) -- 2.17.1 Tested-by: Laurent Desnogues