From patchwork Tue Oct 16 22:31:07 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 149000 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp5668629lji; Tue, 16 Oct 2018 15:34:01 -0700 (PDT) X-Google-Smtp-Source: ACcGV60MLouJ4vvm0jBgLsLTwBXjUvERC6fb+PxPofvg+tiQ6KIp/u6Ju2AXt7f+T0Ceu5n6aejQ X-Received: by 2002:ac8:2794:: with SMTP id w20-v6mr22380363qtw.120.1539729241653; Tue, 16 Oct 2018 15:34:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539729241; cv=none; d=google.com; s=arc-20160816; b=r4EEDttQ3zuF3qBI59K8ybXIPlOtr/g0jhNJq6Tt/Ak6EHhatXg6PU0WhtHdwgdGg1 AN5hqyVAOn72EMZb7nd/dLfvcKNOOkK8QgnoPLbAA1sg9b/zbLmXaNxxpGBmGD2SZqy+ LZUBNdq86T3T0/vd25e3ahDoE1kygMSQv8ABvtDkzfmdh4w1KoZeTlaALinXLQX7fjmY axPZevFalOh2vCGEQNdlukLfxC5iA8A/uqXsuXfbsPvD4Mwoe7PLOMN3fhqQXBOmGR8J 8Af2mrYHb178b7aNIuUjwCTTC2fbNrD0Aw0MqtaDwouoEIJ6tITY9pqu6VP6Et8fILFk V6Dw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:message-id:date:to:from :dkim-signature; bh=eTyU9X5FH7Cs65gNpVD7sj2/bTXcbWKqbVar9KNtryA=; b=Oa+BOmuSaVdZiBk9h63eBhCf5ofDk6Pvwy+gBPMC7Xh9Ux5LZjYF/Yt6qrLqGXhZf3 GT1qxxqA3sz3/pW76qJ641sL35HWOGKYXuvJOchm76oWhpwPN6Bo8GEWgqwUplDVN5DW KL7XdeYiuKEpoecoW+4mm1hwzi4SU3ixosY44JQ/S5ZEfpPFdZiVmghTPtGqsF8z35bI UJsrKulLP6gt94futM3rmWnsDRezu5YPmC+BQpW0OP66B9MdjpNnlh0TNaXyIfh//89z 6Z9J63GCgT3OS7OXm2cmu+1KmBNFOgeuu3YErUwAxQ/47twEC/iKCqN0VDZigjvwFmjS G2ZA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=EZ2nMUDI; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id r23-v6si5789281qte.383.2018.10.16.15.34.01 for (version=TLS1 cipher=AES128-SHA bits=128/128); Tue, 16 Oct 2018 15:34:01 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=EZ2nMUDI; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:60405 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gCXua-0003YU-VL for patch@linaro.org; Tue, 16 Oct 2018 18:34:00 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:53585) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gCXs8-0001Td-Gb for qemu-devel@nongnu.org; Tue, 16 Oct 2018 18:31:29 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gCXs4-0005CS-U7 for qemu-devel@nongnu.org; Tue, 16 Oct 2018 18:31:28 -0400 Received: from mail-pf1-x42c.google.com ([2607:f8b0:4864:20::42c]:44716) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gCXs1-0004zh-D9 for qemu-devel@nongnu.org; Tue, 16 Oct 2018 18:31:23 -0400 Received: by mail-pf1-x42c.google.com with SMTP id r9-v6so12138807pff.11 for ; Tue, 16 Oct 2018 15:31:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=eTyU9X5FH7Cs65gNpVD7sj2/bTXcbWKqbVar9KNtryA=; b=EZ2nMUDIKXetqrIqkLZHq5vMpPj96ZV5tPRQmCSMJgh6prSjzBUM1pLrwUoeRUjK4m nkGpnSxLh0rKgsPEhEVP9DnwJXitUsGzKTt5NMXkz4tY+GtgHGKWLsm8diu3flUiDiXS 5Ap0UzGSEmKS/+SvDue2Tall0odIUP0e69p5c= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=eTyU9X5FH7Cs65gNpVD7sj2/bTXcbWKqbVar9KNtryA=; b=jWr9Zcsu4sGql/SXfMTahh+KbHnhw0eCnxSXMr3+TsyLrYjHWC0GCPnb6OMYTNZBv4 vvlGsTHNkjISj09W2/ZS//ywmRczBKMmZV0RFlj60PLh9t/ShtOeKqEvJcwey9m8dZQK rzbf8ylJsfWtsraSfy5bfNCorTHVEzj8mu1O3swSATs2F4yEElOix6g9sc5oFylj0Kiv +dJfys/gvsnBjV2qG4by+ChiXD/OJPXvg7yKIGNwpHK7BiBMpGLea03ppc3gvT3CQ7YK 0KmFFQgsu/xAQegm20RDP8UVXEUMwXVoCiMYqzpJJTw3HBZlUCR1GFuhOWJTdnL60FYb 73qA== X-Gm-Message-State: ABuFfohnVrzhZP6Lg3rbNahhOjmfvGC1MU+kJ4ah5mbL09P1BrZb9F2P ct2LSJUi9wYrQa4YxWO6gl8cZ9QZIBc= X-Received: by 2002:a63:c5a:: with SMTP id 26-v6mr21987047pgm.372.1539729078607; Tue, 16 Oct 2018 15:31:18 -0700 (PDT) Received: from cloudburst.twiddle.net (174-21-9-133.tukw.qwest.net. [174.21.9.133]) by smtp.gmail.com with ESMTPSA id a79-v6sm23094458pfa.124.2018.10.16.15.31.16 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 16 Oct 2018 15:31:17 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Tue, 16 Oct 2018 15:31:07 -0700 Message-Id: <20181016223115.24100-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::42c Subject: [Qemu-devel] [PATCH v4 0/8] target/arm: Rely on id regs instead of features X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" This edition moves some of the system registers into a substructure, which is then shared with "normal" runtime and the translators. This is seen as a better solution than letting the entire translator have access to the main ARMCPU structure. Also after rebasing on mainline, there was a new cortex-m33 failure caused by v8m implying v7ve implying arm_div. r~ Richard Henderson (8): target/arm: Move some system registers into a substructure target/arm: V8M should not imply V7VE target/arm: Convert v8 extensions from feature bits to isar tests target/arm: Convert division from feature bits to isar0 tests target/arm: Convert jazelle from feature bit to isar1 test target/arm: Convert t32ee from feature bit to isar3 test target/arm: Convert sve from feature bit to aa64pfr0 test target/arm: Convert v8.2-fp16 from feature bit to aa64pfr0 test target/arm/cpu.h | 220 +++++++++++++++++++++++++++----- target/arm/translate.h | 7 ++ hw/intc/armv7m_nvic.c | 12 +- linux-user/aarch64/signal.c | 4 +- linux-user/elfload.c | 60 +++++---- linux-user/syscall.c | 10 +- target/arm/cpu.c | 242 +++++++++++++++++++----------------- target/arm/cpu64.c | 148 ++++++++++++---------- target/arm/helper.c | 41 +++--- target/arm/machine.c | 6 +- target/arm/translate-a64.c | 145 +++++++++++---------- target/arm/translate.c | 48 ++++--- 12 files changed, 570 insertions(+), 373 deletions(-) -- 2.17.2