From patchwork Fri May 10 18:54:31 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 163938 Delivered-To: patch@linaro.org Received: by 2002:a05:6e02:142:0:0:0:0 with SMTP id j2csp2751712ilr; Fri, 10 May 2019 11:55:39 -0700 (PDT) X-Google-Smtp-Source: APXvYqwrQKSIlIcwdddRJ6nD9aU++ye7Xc4/SW7aQKjURgfutdeVr3aw6WZ7pNYs8kL/2+xcoUzf X-Received: by 2002:a50:9435:: with SMTP id p50mr13201038eda.40.1557514539718; Fri, 10 May 2019 11:55:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1557514539; cv=none; d=google.com; s=arc-20160816; b=IVg95X9qYAyOAxxqNhWIBdJ78QeUBAkuCB/kaHfhLnMJTyMKOKulS7e65P64STn2Ku h6VjJeYAlD0gXWT7vNpQDp2NZTQAt/fox9mYY4bSd5Xh0Khj/lWwF7kWhfIwwGhLjbWq RmHYDxooO1dhj18Wg0RZe6mDzY2AzdfZKpXManSbGNsoQpMU0pzDalkyumHGDeOlfQxs BenOV+B2a/kXUBwkMyPqnGMmK0hZuwzrujANvWepk61AK4VHjbF3YYL1MUydiVE5pl9/ KNpfZ3h4DYLUbC2Z+S/fgT1tu1kxMhpwOm6AU4qTaN9+rFittb3zxyIhxUGdkyZHyrPM ME0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:message-id:date:to:from :dkim-signature; bh=sm/vFWJ2/zn2MDsb8Ww+k6vI3sYGZF9sJp17u5ObOjU=; b=q7AIcbmC/Ms3k48Br8/rlhCRL2vKcF/tBo519UAajRKAuqpaEjOhXQ9Ypewq5v8yST 1GviwP7yFBw8wYDAwAw1lPPUc5L2j7i6BMqdJ+5x6mWakIdX+fdwjMK7bi7Y5MT+n/oe 9rlrsrJUWoXqG5nT3tiXw/E75yEHvtxAPyI71yxq+xKBRhM+m7v1ZrBoA5S2yGonBJs5 NcWssaGs+EkDLEf404rJO3J969lHNVcY3gYx4Uf5Zaj/HlOy4iReAhoaBkBTzltfrtgh XwTl9w70R/jXsOcOubn9OMCLOkmmOxOJo5iiBws1Hr4ckifu3C8MtH9cX6torLznHRlY ESsQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=gbRUT0he; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id t45si4852015eda.235.2019.05.10.11.55.39 for (version=TLS1 cipher=AES128-SHA bits=128/128); Fri, 10 May 2019 11:55:39 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=gbRUT0he; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:48523 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hPAgE-0008F5-Kk for patch@linaro.org; Fri, 10 May 2019 14:55:38 -0400 Received: from eggs.gnu.org ([209.51.188.92]:48113) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hPAfS-0007tN-8j for qemu-devel@nongnu.org; Fri, 10 May 2019 14:54:59 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hPAfM-0005ga-3L for qemu-devel@nongnu.org; Fri, 10 May 2019 14:54:50 -0400 Received: from mail-pg1-x52f.google.com ([2607:f8b0:4864:20::52f]:36008) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hPAfL-0005bc-Ko for qemu-devel@nongnu.org; Fri, 10 May 2019 14:54:43 -0400 Received: by mail-pg1-x52f.google.com with SMTP id a3so3433564pgb.3 for ; Fri, 10 May 2019 11:54:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=sm/vFWJ2/zn2MDsb8Ww+k6vI3sYGZF9sJp17u5ObOjU=; b=gbRUT0heXxbg4nl3/0N/cwwAyp/KcdnDpKDKHVmtoVD24H1SA3RDHZU0o1cT8eYhAd iF/fT3WDyJiYFdHQAF+9NvKUtcosQgDmE+Ch137k5UGXiJ5aVsOOVFSwYegQjOum2B3N Tfpmfv+hesXD295+AAQR66fHaHLPnVTVklSg2zsQyO6lJlHv3bNiXz37Z0JqGsIZRxMw bud7Zt77k3eJGvuyS1DjBw/KKLbZMKKyBI5em3Cy5XUoKloG9K2gaKVOvOBatp/sXfBt rDYp7Z3xRTl2O9Phjiu5/oprpwbIqIh4Pt6UUeNtjveTCtQGlvL2XsM5WQbPVynXqi2V DYIA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=sm/vFWJ2/zn2MDsb8Ww+k6vI3sYGZF9sJp17u5ObOjU=; b=laIsqiMZeUmABkRGI7TpTgBTqRAB5oNMpSWlUmh2IALzISrs+ichfGTXfDqTb0mwWb hzDhVfrKLB18WPDajzHl68ggrCqsvNiYierB9SvxFt5Moh9q+XO51M5NjWs6CPG1WvXf 7GfvVytc3uCkP6OH5UDr7e7x0Iep8wsHvZO01qfjlaAJ0Y032H1BG1JS1dmSsY8mlkCH Q4K3CpaaNgwj1APuh/E1UBtpZJTHhCHj+VgHfdOzA2PDp/d+zbMhUudDbPcUT0Nonfpq PlFwn8mE0MIiqBc7pI0sNuegKwJ6CoAjgBwhcHyb8ck798u0hO49qf8tUCwJhNE/XbQi JZCQ== X-Gm-Message-State: APjAAAXdYnIyZCbcTYxZy5020cDEnYkoiQJtEiO9OXe/EZa/JoAl/n3u LNiysbdXuJKFShPeOlGk+1MW+ulxt2s= X-Received: by 2002:aa7:8a53:: with SMTP id n19mr16322015pfa.11.1557514481039; Fri, 10 May 2019 11:54:41 -0700 (PDT) Received: from localhost.localdomain (97-113-13-231.tukw.qwest.net. [97.113.13.231]) by smtp.gmail.com with ESMTPSA id q20sm12733146pfi.166.2019.05.10.11.54.38 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 10 May 2019 11:54:39 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Fri, 10 May 2019 11:54:31 -0700 Message-Id: <20190510185438.29533-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::52f Subject: [Qemu-devel] [PULL v2 00/27] tcg: Add CPUClass::tlb_fill X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Changes in v2: * Fix --disable-tcg compilation for x86 and s390x. I adjusted every target/ that used any CONFIG_TCG in cpu.c. but then afterward I see that only x86 and s390x have had their Makefiles adjusted to make --disable-tcg actually work. * Fix Werror for 64-bit on 32-bit. Only re-posting changed patches. r~ The following changes since commit efb4f3b62c69383a7308d7b739a3193e7c0ccae8: Merge remote-tracking branch 'remotes/stefanha/tags/block-pull-request' into staging (2019-05-10 14:49:36 +0100) are available in the Git repository at: https://github.com/rth7680/qemu.git tags/pull-tcg-20190510 for you to fetch changes up to 4811e9095c0491bc6f5450e5012c9c4796b9e59d: tcg: Use tlb_fill probe from tlb_vaddr_to_host (2019-05-10 11:12:50 -0700) ---------------------------------------------------------------- Add CPUClass::tlb_fill. Improve tlb_vaddr_to_host for use by ARM SVE no-fault loads. ---------------------------------------------------------------- Richard Henderson (27): tcg: Add CPUClass::tlb_fill target/alpha: Convert to CPUClass::tlb_fill target/arm: Convert to CPUClass::tlb_fill target/cris: Convert to CPUClass::tlb_fill target/hppa: Convert to CPUClass::tlb_fill target/i386: Convert to CPUClass::tlb_fill target/lm32: Convert to CPUClass::tlb_fill target/m68k: Convert to CPUClass::tlb_fill target/microblaze: Convert to CPUClass::tlb_fill target/mips: Pass a valid error to raise_mmu_exception for user-only target/mips: Tidy control flow in mips_cpu_handle_mmu_fault target/mips: Convert to CPUClass::tlb_fill target/moxie: Convert to CPUClass::tlb_fill target/nios2: Convert to CPUClass::tlb_fill target/openrisc: Convert to CPUClass::tlb_fill target/ppc: Convert to CPUClass::tlb_fill target/riscv: Convert to CPUClass::tlb_fill target/s390x: Convert to CPUClass::tlb_fill target/sh4: Convert to CPUClass::tlb_fill target/sparc: Convert to CPUClass::tlb_fill target/tilegx: Convert to CPUClass::tlb_fill target/tricore: Convert to CPUClass::tlb_fill target/unicore32: Convert to CPUClass::tlb_fill target/xtensa: Convert to CPUClass::tlb_fill tcg: Use CPUClass::tlb_fill in cputlb.c tcg: Remove CPUClass::handle_mmu_fault tcg: Use tlb_fill probe from tlb_vaddr_to_host include/exec/cpu_ldst.h | 50 +++-------- include/exec/exec-all.h | 9 -- include/qom/cpu.h | 12 ++- target/alpha/cpu.h | 5 +- target/arm/internals.h | 10 ++- target/cris/cpu.h | 5 +- target/hppa/cpu.h | 8 +- target/i386/cpu.h | 5 +- target/lm32/cpu.h | 5 +- target/m68k/cpu.h | 5 +- target/microblaze/cpu.h | 5 +- target/mips/internal.h | 5 +- target/moxie/cpu.h | 5 +- target/nios2/cpu.h | 5 +- target/openrisc/cpu.h | 5 +- target/ppc/cpu.h | 7 +- target/riscv/cpu.h | 5 +- target/s390x/internal.h | 5 +- target/sh4/cpu.h | 5 +- target/sparc/cpu.h | 5 +- target/tricore/cpu.h | 6 +- target/unicore32/cpu.h | 5 +- target/xtensa/cpu.h | 5 +- accel/tcg/cputlb.c | 88 +++++++++++++++++-- accel/tcg/user-exec.c | 36 ++------ target/alpha/cpu.c | 5 +- target/alpha/helper.c | 24 +++-- target/alpha/mem_helper.c | 16 ---- target/arm/cpu.c | 22 +---- target/arm/helper.c | 90 +++++++++++-------- target/arm/op_helper.c | 29 +----- target/arm/sve_helper.c | 6 +- target/cris/cpu.c | 5 +- target/cris/helper.c | 61 ++++++------- target/cris/op_helper.c | 28 ------ target/hppa/cpu.c | 5 +- target/hppa/mem_helper.c | 16 ++-- target/i386/cpu.c | 5 +- target/i386/excp_helper.c | 53 ++++++----- target/i386/mem_helper.c | 21 ----- target/lm32/cpu.c | 5 +- target/lm32/helper.c | 8 +- target/lm32/op_helper.c | 16 ---- target/m68k/cpu.c | 2 +- target/m68k/helper.c | 89 +++++++++---------- target/m68k/op_helper.c | 15 ---- target/microblaze/cpu.c | 5 +- target/microblaze/helper.c | 101 ++++++++++----------- target/microblaze/op_helper.c | 19 ---- target/mips/cpu.c | 5 +- target/mips/helper.c | 81 ++++++++--------- target/mips/op_helper.c | 15 ---- target/moxie/cpu.c | 5 +- target/moxie/helper.c | 65 +++----------- target/nios2/cpu.c | 5 +- target/nios2/helper.c | 170 +++++++++++++++++------------------- target/nios2/mmu.c | 12 --- target/openrisc/cpu.c | 5 +- target/openrisc/mmu.c | 69 +++++++-------- target/ppc/mmu_helper.c | 16 ++-- target/ppc/translate_init.inc.c | 5 +- target/ppc/user_only_helper.c | 14 +-- target/riscv/cpu.c | 5 +- target/riscv/cpu_helper.c | 50 +++++------ target/s390x/cpu.c | 5 +- target/s390x/excp_helper.c | 67 +++++++++----- target/s390x/mem_helper.c | 16 ---- target/sh4/cpu.c | 5 +- target/sh4/helper.c | 189 +++++++++++++++++++--------------------- target/sh4/op_helper.c | 12 --- target/sparc/cpu.c | 5 +- target/sparc/ldst_helper.c | 15 ---- target/sparc/mmu_helper.c | 58 +++++++----- target/tilegx/cpu.c | 10 ++- target/tricore/cpu.c | 1 + target/tricore/helper.c | 23 +++-- target/tricore/op_helper.c | 26 ------ target/unicore32/cpu.c | 5 +- target/unicore32/helper.c | 23 ----- target/unicore32/op_helper.c | 14 --- target/unicore32/softmmu.c | 13 ++- target/xtensa/cpu.c | 5 +- target/xtensa/helper.c | 33 ++++--- 83 files changed, 868 insertions(+), 1131 deletions(-)