From patchwork Thu Apr 30 11:51:11 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 185888 Delivered-To: patch@linaro.org Received: by 2002:a92:3d9a:0:0:0:0:0 with SMTP id k26csp1994190ilf; Thu, 30 Apr 2020 04:52:35 -0700 (PDT) X-Google-Smtp-Source: APiQypLo8OUi+XkguxiN6nSur8+DQemFS5fxlakDw0AFm/kpLhSCSWzcsoQrCxCoGB4kFbT2cva4 X-Received: by 2002:ae9:e884:: with SMTP id a126mr3056575qkg.360.1588247555201; Thu, 30 Apr 2020 04:52:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1588247555; cv=none; d=google.com; s=arc-20160816; b=qQSbw9EI8387nLDwMj5RuN6p+k62YEvz7twQOCh6w6qVBkwLUrhbKKFqEHonMpz/8g 2Y5ykVKJ9WNA+K26bUj8Z0MdkQ5N82lhvviNSxqFkAr+WfFjtsFuu1yG4WkCG18Gjuws S3oUcuegkhLRRMdaSuKWNGaW3NgHpYL79zvjvFqZpWM7omqsLgNlnaorUaAkpOFgWypb sqz1zZoejJgLvgtt0yHcvxUzRkotFuaunifcxAx13R+1eS/M09IMx+jn0Gji6x1coJFS QzgWzqT9H36WpgHus2E9Oz2CLaLvYzpqGftV0iBkvB0G/I4VRJjj6IeV8t+lqIAGfsRA dvkw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:to:from:dkim-signature; bh=OxNyuDusZNGQ4Ii1bYi67qlPYHFEyW0Vtbtk8eojGLE=; b=I2Pc+b7wZ9Nr9ytD4YWbLNRYBxtcKXxSb7mfioTxq9vlHa9aGoBBhU2zcveRiJ66sh rggOw/j5gFkiZh8eX5KbOpYIZVaFBPCM5UJVx/bhMAMTE+VoMmgBTbq95mOoEEHJk8JS kw8z/TfbvQqhvUihlDZ3ltMGoN4uZk9ScZKv7CtvYLh4Bf69VNS+om4m8hH8qclI/x1y VlMoAjumw1vheLaqz1dC3WEqYyQivxxSxKlyS1XqtwueD7PABXHXaK6HoqwmhLjJ2rD3 KZ/W/QrL9ozBAd3/fgF5+jaxRGQgNFFUQB7wOWROE4W78vn6wPnHhWxtjkskI7o3+aD0 LByA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tRRkwdj+; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:470:142::17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:470:142::17]) by mx.google.com with ESMTPS id d22si1345119qtb.123.2020.04.30.04.52.35 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 30 Apr 2020 04:52:35 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:470:142::17 as permitted sender) client-ip=2001:470:142::17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tRRkwdj+; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:470:142::17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:58758 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1jU7k2-0002Wx-Jx for patch@linaro.org; Thu, 30 Apr 2020 07:52:34 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:33628) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1jU7jI-0002UT-Mp for qemu-devel@nongnu.org; Thu, 30 Apr 2020 07:51:49 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.90_1) (envelope-from ) id 1jU7jH-00008j-75 for qemu-devel@nongnu.org; Thu, 30 Apr 2020 07:51:48 -0400 Received: from mail-wm1-x335.google.com ([2a00:1450:4864:20::335]:39903) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1jU7jG-00008B-Oo for qemu-devel@nongnu.org; Thu, 30 Apr 2020 07:51:46 -0400 Received: by mail-wm1-x335.google.com with SMTP id y24so1547140wma.4 for ; Thu, 30 Apr 2020 04:51:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=OxNyuDusZNGQ4Ii1bYi67qlPYHFEyW0Vtbtk8eojGLE=; b=tRRkwdj+x6yA9rRWBzdxZcur/kEZ5A5/0uQhx8C0+YxHtQV2x7gw8MzTmzC1tc3jeC L5u/wdPQQaChLRturfdwXyKenTE4Hi8XhQdgmlFrNMe1fU6FIo3Kv5rFpuFknr/Gt1kn QNr8linLaJUYDcjS2XwPog4Vfirl+T1vzHI0Y+eI7HuW2dfWTQ/QjuSd4k3VQ50gGX2N LoYQkkBhsKZre+D6CIRIHU7qHJlvusG/gDSdW2PqVEpgIk3x6Kv26hu9y1/vIJgPUMfZ nQSZcY/HTfNwTjCdCtJcdl3bOPHQwHhvhoHbuC2z03exr0mpEc1994XeIqbRLk8o2Q59 yHiQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=OxNyuDusZNGQ4Ii1bYi67qlPYHFEyW0Vtbtk8eojGLE=; b=HjbQVtKx2mJriQGN+vbuZDxXNyeyZScJSUU06DCyX62fbvMT5/Co8guE1JpIgmqGw2 cxCFUonT9/+yJkeMClK1Vx2AsKDLtEp25ut43JHDc9RFZlcQEthctcnnyaoy7+eDgXY2 mXkTmiSYoORQBoVdu80GWabEkauZI6Im/h7wboRnPxLrLvJgMPo0n99/JncJ66RuyrMB g1no4aGUZjEtRSCzXS+D+GUs9Pr+w84rqTDOBKrbLn57YwB4e/2Yhiv3x5v5F4/nfXAL Vr+qqqgEiinr2Iw18u+YdO+CVVTiwlesHIqLSn11Do26sfZSVDY8agxKZpcKvn05UvzG +35Q== X-Gm-Message-State: AGi0PuYLpvEQq6SaeF5fQXxre2lLR0ygPN2SgcQieQUHsFVR4lzCL4OS 3waFDm0VRJc1l+SYkw+2ZFGI0rft88j7Hw== X-Received: by 2002:a1c:7ed7:: with SMTP id z206mr2432986wmc.64.1588247504566; Thu, 30 Apr 2020 04:51:44 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id j22sm491518wre.84.2020.04.30.04.51.43 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Apr 2020 04:51:44 -0700 (PDT) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 00/31] target-arm queue Date: Thu, 30 Apr 2020 12:51:11 +0100 Message-Id: <20200430115142.13430-1-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::335; envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x335.google.com X-detected-operating-system: by eggs.gnu.org: Error: [-] PROGRAM ABORT : Malformed IPv6 address (bad octet value). Location : parse_addr6(), p0f-client.c:67 X-Received-From: 2a00:1450:4864:20::335 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" First arm pullreq of the 5.1 cycle; mostly bugfixes and some cleanup patches. The new clock modelling framework is the big thing here. -- PMM The following changes since commit 648db19685b7030aa558a4ddbd3a8e53d8c9a062: Merge remote-tracking branch 'remotes/armbru/tags/pull-misc-2020-04-29' into staging (2020-04-29 15:07:33 +0100) are available in the Git repository at: https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20200430 for you to fetch changes up to 1267437e593e85498f9105b3bdab796630d2e83f: hw/arm: xlnx-zcu102: Disable unsupported FDT firmware nodes (2020-04-30 11:52:29 +0100) ---------------------------------------------------------------- target-arm queue: * xlnx-zdma: Fix endianness handling of descriptor loading * nrf51: Fix last GPIO CNF address * gicv3: Use gicr_typer in arm_gicv3_icc_reset * msf2: Add EMAC block to SmartFusion2 SoC * New clock modelling framework * hw/arm: versal: Setup the ADMA with 128bit bus-width * Cadence: gem: fix wraparound in 64bit descriptors * cadence_gem: clear RX control descriptor * target/arm: Vectorize integer comparison vs zero * hw/arm/virt: dt: add kaslr-seed property * hw/arm: xlnx-zcu102: Disable unsupported FDT firmware nodes ---------------------------------------------------------------- Cameron Esfahani (1): nrf51: Fix last GPIO CNF address Damien Hedde (7): hw/core/clock-vmstate: define a vmstate entry for clock state qdev: add clock input&output support to devices. qdev-clock: introduce an init array to ease the device construction hw/misc/zynq_slcr: add clock generation for uarts hw/char/cadence_uart: add clock support hw/arm/xilinx_zynq: connect uart clocks to slcr qdev-monitor: print the device's clock with info qtree Edgar E. Iglesias (7): dma/xlnx-zdma: Fix descriptor loading (MEM) wrt endianness dma/xlnx-zdma: Fix descriptor loading (REG) wrt endianness hw/arm: versal: Setup the ADMA with 128bit bus-width device_tree: Allow name wildcards in qemu_fdt_node_path() device_tree: Constify compat in qemu_fdt_node_path() hw/arm: xlnx-zcu102: Move arm_boot_info into XlnxZCU102 hw/arm: xlnx-zcu102: Disable unsupported FDT firmware nodes Jerome Forissier (2): hw/arm/virt: dt: move creation of /secure-chosen to create_fdt() hw/arm/virt: dt: add kaslr-seed property Keqian Zhu (2): bugfix: Use gicr_typer in arm_gicv3_icc_reset Typo: Correct the name of CPU hotplug memory region Peter Maydell (2): hw/core/clock: introduce clock object docs/clocks: add device's clock documentation Philippe Mathieu-Daudé (3): target/arm: Restrict the Address Translate write operation to TCG accel target/arm/cpu: Use ARRAY_SIZE() to iterate over ARMCPUInfo[] target/arm/cpu: Update coding style to make checkpatch.pl happy Ramon Fried (2): Cadence: gem: fix wraparound in 64bit descriptors net: cadence_gem: clear RX control descriptor Richard Henderson (1): target/arm: Vectorize integer comparison vs zero Subbaraya Sundeep (3): hw/net: Add Smartfusion2 emac block msf2: Add EMAC block to SmartFusion2 SoC tests/boot_linux_console: Add ethernet test to SmartFusion2 Thomas Huth (1): target/arm: Make cpu_register() available for other files hw/core/Makefile.objs | 2 + hw/net/Makefile.objs | 1 + tests/Makefile.include | 1 + include/hw/arm/msf2-soc.h | 2 + include/hw/char/cadence_uart.h | 1 + include/hw/clock.h | 225 +++++++++++++ include/hw/gpio/nrf51_gpio.h | 2 +- include/hw/net/msf2-emac.h | 53 +++ include/hw/qdev-clock.h | 159 +++++++++ include/hw/qdev-core.h | 12 + include/sysemu/device_tree.h | 5 +- target/arm/cpu-qom.h | 9 +- target/arm/helper.h | 27 +- target/arm/translate.h | 5 + device_tree.c | 4 +- hw/acpi/cpu.c | 2 +- hw/arm/msf2-soc.c | 26 +- hw/arm/virt.c | 20 +- hw/arm/xilinx_zynq.c | 57 +++- hw/arm/xlnx-versal.c | 2 + hw/arm/xlnx-zcu102.c | 39 ++- hw/char/cadence_uart.c | 73 +++- hw/core/clock-vmstate.c | 25 ++ hw/core/clock.c | 130 ++++++++ hw/core/qdev-clock.c | 185 +++++++++++ hw/core/qdev.c | 12 + hw/dma/xlnx-zdma.c | 25 +- hw/intc/arm_gicv3_kvm.c | 4 +- hw/misc/zynq_slcr.c | 172 +++++++++- hw/net/cadence_gem.c | 16 +- hw/net/msf2-emac.c | 589 +++++++++++++++++++++++++++++++++ qdev-monitor.c | 9 + target/arm/cpu.c | 25 +- target/arm/cpu64.c | 16 +- target/arm/helper.c | 17 + target/arm/neon_helper.c | 24 -- target/arm/translate-a64.c | 64 +--- target/arm/translate.c | 256 ++++++++++++-- target/arm/vec_helper.c | 25 ++ MAINTAINERS | 2 + docs/devel/clocks.rst | 391 ++++++++++++++++++++++ docs/devel/index.rst | 1 + hw/char/trace-events | 3 + hw/core/trace-events | 7 + tests/acceptance/boot_linux_console.py | 15 +- 45 files changed, 2538 insertions(+), 202 deletions(-) create mode 100644 include/hw/clock.h create mode 100644 include/hw/net/msf2-emac.h create mode 100644 include/hw/qdev-clock.h create mode 100644 hw/core/clock-vmstate.c create mode 100644 hw/core/clock.c create mode 100644 hw/core/qdev-clock.c create mode 100644 hw/net/msf2-emac.c create mode 100644 docs/devel/clocks.rst