From patchwork Fri Jan 29 10:59:26 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 373296 Delivered-To: patch@linaro.org Received: by 2002:a02:a60d:0:0:0:0:0 with SMTP id c13csp2093084jam; Fri, 29 Jan 2021 03:07:40 -0800 (PST) X-Google-Smtp-Source: ABdhPJxCvx0srrRWCqJJ4x0wzV1Ngwxfw9ALuoOup38VcUc12CClsGbMF+ByZ/Ma7BtsA6bQALFm X-Received: by 2002:a05:6902:102d:: with SMTP id x13mr5130211ybt.264.1611918460736; Fri, 29 Jan 2021 03:07:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611918460; cv=none; d=google.com; s=arc-20160816; b=JRkKPcoeKV8PL42tCmRJz0myqv12x0C/57MaAgBOk/XvaAMg5VOMQSVF7yeziibWI6 x24b5ZkasFkhYybVGm09yOznBV9H186lssHtEexdBfk0Xp6bFr6XHlPTtcUuDIRvAgH4 ZgtJjRNPkbkHK6cpGDSZ/1fnOEdZ0zQGaMzfqFf8IponK/3Y5Jzgh6hlHJa5L1SdDOUW 8BM4fe/kN93Wc3aOAFxfCfRyetqiaKZC/boH4vFmzZY3/ia//RJ+RLozdNbhiiDxkBhc QyV7M2YKhGNZh5YzSzdL+188MkTLbKKJZK1cqlzXxQXM3RlBan5MXiIp9LAyplk6dpEK 7m5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:to:from:dkim-signature; bh=g+6ZwiaVBzRbyFwMP9W12kqmhkKJp2rZO2+5f6LcDL4=; b=pm/pxDgRo5KjIHfus+fmzrvyCY+l8GDPUQn7qfKNEBgiegYx2APs4MskAOhnxFoth6 43Rr1eQfa7bYCwqOhHHielkn5IP3DAqm/v5QzozctuAm2icSgAFEGruGWOxHq2vxIQ5S sxMljuWtp/nLjoIvWEy1/GOtiwCs2cDSI9iU5+jgftrtM76/puhz97rT3o108x/nY9Vb f5k5W1wRHe7pCP5nbqriJzKh9h5bKSo+8yLieft9H7VKVQHBSAEFZCCX5mryJ1+7toq7 91egybrQrVih00xj63fpte6DuDXzxKPTJAMEnH1kkU6aWqnDU+Tcy2LRyN0wuDkvOTW8 TMaw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=schaPcto; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id g10si8488416ybi.246.2021.01.29.03.07.40 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 29 Jan 2021 03:07:40 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=schaPcto; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:55420 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1l5Rcq-0006Dh-6u for patch@linaro.org; Fri, 29 Jan 2021 06:07:40 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:59550) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1l5RVx-0004Eo-SK for qemu-devel@nongnu.org; Fri, 29 Jan 2021 06:00:33 -0500 Received: from mail-wr1-x42d.google.com ([2a00:1450:4864:20::42d]:41458) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1l5RVi-0006r7-4f for qemu-devel@nongnu.org; Fri, 29 Jan 2021 06:00:33 -0500 Received: by mail-wr1-x42d.google.com with SMTP id p15so8366575wrq.8 for ; Fri, 29 Jan 2021 03:00:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=g+6ZwiaVBzRbyFwMP9W12kqmhkKJp2rZO2+5f6LcDL4=; b=schaPctoZRMS+sNDvVGAmbItNbuj94khx75TT+6vEaOiapM0xcotVrW3BgNTCjivTK KyZ77ceBgzmcTKfNUYNDc2VQ93bOYnT8cKo3fQe2ZbGC4D0HJ/7MwLuwQy4fJ8UYw0G+ yjF1vLEJ+ONYgdG8GBsqxKsZD+cLKQXhDRvtYO/W+SdRG2uv0440FmrFM2AKQ3zkMulX Pv4/ZQMZGcwISnHei4Liiodkuha47l8cMqc28xmozeXYabUGj9YmrB+b8SzyqiE2GPLd j1JWfM1G4KGgBYJ5sJ2kXwYwDZI6QhN69gu2Sn2IJYhsL1sq8Tl3NMLppxsK9hh2GodE 2lYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=g+6ZwiaVBzRbyFwMP9W12kqmhkKJp2rZO2+5f6LcDL4=; b=J1P/AoxYTtl9EgvjnNi+G5RmVZDTRt7J57RqkM115QmtQ210KF0SzZBATk3PuNy4lF RvbZLwMwr4UqtQ/7fm6lySUGvfQiIXY5SgVDjTXwDiy22GidfOitVeoVzA9G+Yz3M9iH MiMdsnZhJmRZ04KorIlnojQ3/7j5d3+GmMoC2v98GVuu95uEqpQx9gAOKLZowK96tdgG x9Hm4R4qCDV2uazuVMRTA1BYbuUYsRcQIiMz9F/rxYT8GzzMnib0dlEHqB0KNZiOPbIG hon+uIe0W7h+UIW0LvGkpbXlSVvWb9dG4DYJxJRPAkMMxkLArrc3yoC9R1+5vxQEEwTw OxfA== X-Gm-Message-State: AOAM532AdwNnmZKUmRCdtBE3WSGr2YRRZ+eSfgsjyPdXYs3e06xfY3Dm x0ZjHiIhCxs11y2zLkCVdRwF+MiC47Q/Pg== X-Received: by 2002:adf:c14d:: with SMTP id w13mr3781131wre.383.1611918015062; Fri, 29 Jan 2021 03:00:15 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id w20sm9268761wmm.12.2021.01.29.03.00.14 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Jan 2021 03:00:14 -0800 (PST) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 00/46] target-arm queue Date: Fri, 29 Jan 2021 10:59:26 +0000 Message-Id: <20210129110012.8660-1-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::42d; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x42d.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" The following changes since commit 7e7eb9f852a46b51a71ae9d82590b2e4d28827ee: Merge remote-tracking branch 'remotes/armbru/tags/pull-qapi-2021-01-28' into staging (2021-01-28 22:43:18 +0000) are available in the Git repository at: https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210129 for you to fetch changes up to 11749122e1a86866591306d43603d2795a3dea1a: hw/arm/stellaris: Remove board-creation reset of STELLARIS_SYS (2021-01-29 10:47:29 +0000) ---------------------------------------------------------------- target-arm queue: * Implement ID_PFR2 * Conditionalize DBGDIDR * rename xlnx-zcu102.canbusN properties * provide powerdown/reset mechanism for secure firmware on 'virt' board * hw/misc: Fix arith overflow in NPCM7XX PWM module * target/arm: Replace magic value by MMU_DATA_LOAD definition * configure: fix preadv errors on Catalina macOS with new XCode * Various configure and other cleanups in preparation for iOS support * hvf: Add hypervisor entitlement to output binaries (needed for Big Sur) * Implement pvpanic-pci device * Convert the CMSDK timer devices to the Clock framework ---------------------------------------------------------------- Alexander Graf (1): hvf: Add hypervisor entitlement to output binaries Hao Wu (1): hw/misc: Fix arith overflow in NPCM7XX PWM module Joelle van Dyne (7): configure: cross-compiling with empty cross_prefix osdep: build with non-working system() function darwin: remove redundant dependency declaration darwin: fix cross-compiling for Darwin configure: cross compile should use x86_64 cpu_family darwin: detect CoreAudio for build darwin: remove 64-bit build detection on 32-bit OS Maxim Uvarov (3): hw: gpio: implement gpio-pwr driver for qemu reset/poweroff arm-virt: refactor gpios creation arm-virt: add secure pl061 for reset/power down Mihai Carabas (4): hw/misc/pvpanic: split-out generic and bus dependent code hw/misc/pvpanic: add PCI interface support pvpanic : update pvpanic spec document tests/qtest: add a test case for pvpanic-pci Paolo Bonzini (1): arm: rename xlnx-zcu102.canbusN properties Peter Maydell (26): configure: Move preadv check to meson.build ptimer: Add new ptimer_set_period_from_clock() function clock: Add new clock_has_source() function tests: Add a simple test of the CMSDK APB timer tests: Add a simple test of the CMSDK APB watchdog tests: Add a simple test of the CMSDK APB dual timer hw/timer/cmsdk-apb-timer: Rename CMSDKAPBTIMER struct to CMSDKAPBTimer hw/timer/cmsdk-apb-timer: Add Clock input hw/timer/cmsdk-apb-dualtimer: Add Clock input hw/watchdog/cmsdk-apb-watchdog: Add Clock input hw/arm/armsse: Rename "MAINCLK" property to "MAINCLK_FRQ" hw/arm/armsse: Wire up clocks hw/arm/mps2: Inline CMSDK_APB_TIMER creation hw/arm/mps2: Create and connect SYSCLK Clock hw/arm/mps2-tz: Create and connect ARMSSE Clocks hw/arm/musca: Create and connect ARMSSE Clocks hw/arm/stellaris: Convert SSYS to QOM device hw/arm/stellaris: Create Clock input for watchdog hw/timer/cmsdk-apb-timer: Convert to use Clock input hw/timer/cmsdk-apb-dualtimer: Convert to use Clock input hw/watchdog/cmsdk-apb-watchdog: Convert to use Clock input tests/qtest/cmsdk-apb-watchdog-test: Test clock changes hw/arm/armsse: Use Clock to set system_clock_scale arm: Don't set freq properties on CMSDK timer, dualtimer, watchdog, ARMSSE arm: Remove frq properties on CMSDK timer, dualtimer, watchdog, ARMSSE hw/arm/stellaris: Remove board-creation reset of STELLARIS_SYS Philippe Mathieu-Daudé (1): target/arm: Replace magic value by MMU_DATA_LOAD definition Richard Henderson (2): target/arm: Implement ID_PFR2 target/arm: Conditionalize DBGDIDR docs/devel/clocks.rst | 16 +++ docs/specs/pci-ids.txt | 1 + docs/specs/pvpanic.txt | 13 ++- docs/system/arm/virt.rst | 2 + configure | 78 ++++++++------ meson.build | 34 ++++++- include/hw/arm/armsse.h | 14 ++- include/hw/arm/virt.h | 2 + include/hw/clock.h | 15 +++ include/hw/misc/pvpanic.h | 24 ++++- include/hw/pci/pci.h | 1 + include/hw/ptimer.h | 22 ++++ include/hw/timer/cmsdk-apb-dualtimer.h | 5 +- include/hw/timer/cmsdk-apb-timer.h | 34 ++----- include/hw/watchdog/cmsdk-apb-watchdog.h | 5 +- include/qemu/osdep.h | 12 +++ include/qemu/typedefs.h | 1 + target/arm/cpu.h | 1 + hw/arm/armsse.c | 48 ++++++--- hw/arm/mps2-tz.c | 14 ++- hw/arm/mps2.c | 28 ++++- hw/arm/musca.c | 13 ++- hw/arm/stellaris.c | 170 +++++++++++++++++++++++-------- hw/arm/virt.c | 111 ++++++++++++++++---- hw/arm/xlnx-zcu102.c | 4 +- hw/core/ptimer.c | 34 +++++++ hw/gpio/gpio_pwr.c | 70 +++++++++++++ hw/misc/npcm7xx_pwm.c | 23 ++++- hw/misc/pvpanic-isa.c | 94 +++++++++++++++++ hw/misc/pvpanic-pci.c | 94 +++++++++++++++++ hw/misc/pvpanic.c | 85 ++-------------- hw/timer/cmsdk-apb-dualtimer.c | 53 +++++++--- hw/timer/cmsdk-apb-timer.c | 55 +++++----- hw/watchdog/cmsdk-apb-watchdog.c | 29 ++++-- target/arm/helper.c | 27 +++-- target/arm/kvm64.c | 2 + tests/qtest/cmsdk-apb-dualtimer-test.c | 130 +++++++++++++++++++++++ tests/qtest/cmsdk-apb-timer-test.c | 75 ++++++++++++++ tests/qtest/cmsdk-apb-watchdog-test.c | 131 ++++++++++++++++++++++++ tests/qtest/npcm7xx_pwm-test.c | 4 +- tests/qtest/pvpanic-pci-test.c | 94 +++++++++++++++++ tests/qtest/xlnx-can-test.c | 30 +++--- MAINTAINERS | 3 + accel/hvf/entitlements.plist | 8 ++ hw/arm/Kconfig | 1 + hw/gpio/Kconfig | 3 + hw/gpio/meson.build | 1 + hw/i386/Kconfig | 2 +- hw/misc/Kconfig | 12 ++- hw/misc/meson.build | 4 +- scripts/entitlement.sh | 13 +++ tests/qtest/meson.build | 6 +- 52 files changed, 1432 insertions(+), 319 deletions(-) create mode 100644 hw/gpio/gpio_pwr.c create mode 100644 hw/misc/pvpanic-isa.c create mode 100644 hw/misc/pvpanic-pci.c create mode 100644 tests/qtest/cmsdk-apb-dualtimer-test.c create mode 100644 tests/qtest/cmsdk-apb-timer-test.c create mode 100644 tests/qtest/cmsdk-apb-watchdog-test.c create mode 100644 tests/qtest/pvpanic-pci-test.c create mode 100644 accel/hvf/entitlements.plist create mode 100755 scripts/entitlement.sh