From patchwork Sun Oct 22 05:59:01 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 736923 Delivered-To: patch@linaro.org Received: by 2002:adf:dd81:0:b0:32d:baff:b0ca with SMTP id x1csp1002885wrl; Sat, 21 Oct 2023 23:01:20 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFHCnrUmhmk6O0udB6cFqOgXOr3PqOX/cPLnqMVYZS08Msd9JTiLjMRT4rkVJAmi8ZVXjVb X-Received: by 2002:a05:6214:d4c:b0:66d:a350:120 with SMTP id 12-20020a0562140d4c00b0066da3500120mr4227174qvr.37.1697954480087; Sat, 21 Oct 2023 23:01:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697954480; cv=none; d=google.com; s=arc-20160816; b=bZgswTbsb6PulHyoGWupzpaQcMraaAw0vztxHXPZKYsgKBplQYQX6QlJHjJuRRbpMT 6TzlK4ZkFFirfiLOBYb7QkWJtrGp4Ii9aZELtGHoFhjpPDN8B3R/Tt1TAoOCx45gOGhT JNuF9ngsa7Ac56vdW1zN5+FO/b9Ethd35LjC85tmD+6tSfq/6LeESuJ1OvVTqW0TR81X VHSVPf9nsBaASR9wymNukglRdZlO++sy871cxiacc6f/L/NS3ELKOBR19gUwQxWdzyLC CPprrBp/Pt+0lisuTyX6nCLJ1rPoEBVsN/C12toM4YpaTh1EEuguUyQOtluK/kmvQrb/ yx0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature; bh=E23RLHw0a5tRywlziro+4KzWcQ+R1vOlwoFm/ma0qm0=; fh=TYrED6TOMxGX0VC4GtjviASLbYyJe19+7/tKWjN44KQ=; b=vzZNa+o3E9oHty6inmwCrbJCTqgbCQRBVP1+S6jCeHczbOzDYZPlSPm45X0e81oGV8 qtc9MuqLvSQClpnxYOl9obhfTXdSq+2dgC/htjtazNXR+tauY2ls+7ijmpG8y/XKpP55 fjEfBALsa8KxdL8zZByFWtifen56u12PSC5V6Cz3/R98metOtqgYsCSBOjDT/DMyse7X k3HlPbnCiLjBHj3K0GoGSObK4dMleGgtXsLWB9gCX7c+fatd9s6dK0MC+JpxFm/na85Z MVvVyJ9OyTb2K5tHvwYNyZOHe6A511zJgNfR0oqWv44VZC8Y9GMsB/HhXSA8MuAFBOyq M/5Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dJHiyb9B; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id x14-20020ae9f80e000000b0077768735accsi3598812qkh.203.2023.10.21.23.01.19 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sat, 21 Oct 2023 23:01:20 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dJHiyb9B; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1quRVu-0000HL-5Q; Sun, 22 Oct 2023 02:00:38 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1quRVs-0000H9-Rj for qemu-devel@nongnu.org; Sun, 22 Oct 2023 02:00:37 -0400 Received: from mail-oa1-x2e.google.com ([2001:4860:4864:20::2e]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1quRVq-0001TZ-Rr for qemu-devel@nongnu.org; Sun, 22 Oct 2023 02:00:36 -0400 Received: by mail-oa1-x2e.google.com with SMTP id 586e51a60fabf-1e993765c1bso1703983fac.3 for ; Sat, 21 Oct 2023 23:00:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1697954433; x=1698559233; darn=nongnu.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=E23RLHw0a5tRywlziro+4KzWcQ+R1vOlwoFm/ma0qm0=; b=dJHiyb9BbJGBfv63EYAeqGvxNt8vAjCQbOhD9Eji5G9Rnk2+M7z2zVFDs8oQHN0GJ9 OQu5Xvf8xB1zQHBHTzKg9ELMGKFszHDOdWGqDUdwZKiXBHiATqBtNfo1IuwI9zf/5LJc B7Sz4O4OdjnRgRb6urag4l7OAh5ER5QuH+iF6Zdb7jvd25IJvyPxCJQBV0qNn2XPFiLn 1Jzph054NN2kQx1fJftBRgsSMBRKlvuMThoIjBY47YGovH5lRHxBlPaHu3ZFOlekVce4 U5I3CZA54+ggiGl5oVHp3yfoB/8ASHx5juWz8gKrAXiYfWxAdOHfUo3Tk8KRn9Amry2E /3HQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1697954433; x=1698559233; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=E23RLHw0a5tRywlziro+4KzWcQ+R1vOlwoFm/ma0qm0=; b=ZFxd5pV4d1/1Q9V/SQFntCwec2dx11uQiqfJhhaP7qW6ItVjxzPrZttQkrg1nP1o6z q2iJKOCpW7MOs+BN33CNDtDLbw7lnDLfjAMbHAvWVoXYiCM52+9mrquE0aiLXTQ6ddWO j9SZe8Rhneyq3dr4bdKwUu4MG5XwNoaMNSOmK+S2dHolVYQNiQYhzSD+l6kU0XL9KdDb Q/KO326q+WHxwo8g+rJzi1yFELjpp3T42Dx42APBOQMHoPc4Wul6HDBjH/tQICPxA/j8 Te8zDfGU1CaojRWYP2XBuW5AtkM2I5LXrkVEG4QWuasRhcjo17yez90mKvpz9uOxmFhV Apqg== X-Gm-Message-State: AOJu0YwY1A+dgNqy+2dTHRPjXRfQaRfcF2ez2XPiWGSi5qiSwB/njzs4 5+aMZNgExjjtiRMZD6aT1/yd+ZSxcVPV/k1x5D8= X-Received: by 2002:a05:6870:4154:b0:1e9:c1f4:a3d7 with SMTP id r20-20020a056870415400b001e9c1f4a3d7mr7310689oad.38.1697954433006; Sat, 21 Oct 2023 23:00:33 -0700 (PDT) Received: from stoup.. ([71.212.149.95]) by smtp.gmail.com with ESMTPSA id je17-20020a170903265100b001c728609574sm3999887plb.6.2023.10.21.23.00.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 21 Oct 2023 23:00:32 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: mark.cave-ayland@ilande.co.uk Subject: [PATCH v4 00/90] target/sparc: Convert to decodetree Date: Sat, 21 Oct 2023 22:59:01 -0700 Message-Id: <20231022060031.490251-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Received-SPF: pass client-ip=2001:4860:4864:20::2e; envelope-from=richard.henderson@linaro.org; helo=mail-oa1-x2e.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Changes for v4: * Implement htstate for RDHPR, WRHPR. This was the issue with sun4v rom, "wrhpr %g0, %htstate". Previously we "implemented" this with nop. But since we have env->htstate[], add the obvious implementation. * The fp asi reorg got lost with "sizes", one of which was for the size of the access, and the other was a proxy for the original instruction. This broke "stda reg, [addr] #ASI_FL8_P", used in Mark's netbsd image. Changes for v3: * Relax v8 simm13 checking for Tcc. * Split gen_op_addx_int and reorganize to not clobber current cc_op. * Do not replicate decoding for insns that can set cc_op. Changes for v2: * Fixes for JMPL, RETT, SAVE and RESTORE. * Fixes for FMOV etc, which had lost gen_op_clear_ieee_excp_and_FTT. * Allow conditional exceptions to be raised out of line Use this for gen_check_align and conditional trap. * Keep properties and feature bits in sync. r~ Richard Henderson (90): target/sparc: Clear may_lookup for npc == DYNAMIC_PC target/sparc: Implement check_align inline target/sparc: Avoid helper_raise_exception in helper_st_asi target/sparc: Set TCG_GUEST_DEFAULT_MO configs: Enable MTTCG for sparc, sparc64 target/sparc: Define features via cpu-feature.h.inc target/sparc: Use CPU_FEATURE_BIT_* for cpu properties target/sparc: Remove sparcv7 cpu features target/sparc: Add decodetree infrastructure target/sparc: Define AM_CHECK for sparc32 target/sparc: Move CALL to decodetree target/sparc: Move BPcc and Bicc to decodetree target/sparc: Move BPr to decodetree target/sparc: Move FBPfcc and FBfcc to decodetree target/sparc: Merge gen_cond with only caller target/sparc: Merge gen_fcond with only caller target/sparc: Merge gen_branch_[an] with only caller target/sparc: Pass DisasCompare to advance_jump_cond target/sparc: Move SETHI to decodetree target/sparc: Move Tcc to decodetree target/sparc: Move RDASR, STBAR, MEMBAR to decodetree target/sparc: Move RDPSR, RDHPR to decodetree target/sparc: Move RDWIM, RDPR to decodetree target/sparc: Move RDTBR, FLUSHW to decodetree target/sparc: Move WRASR to decodetree target/sparc: Move WRPSR, SAVED, RESTORED to decodetree target/sparc: Move WRWIM, WRPR to decodetree target/sparc: Move WRTBR, WRHPR to decodetree target/sparc: Move basic arithmetic to decodetree target/sparc: Move ADDC to decodetree target/sparc: Move MULX to decodetree target/sparc: Move UMUL, SMUL to decodetree target/sparc: Move SUBC to decodetree target/sparc: Move UDIVX, SDIVX to decodetree target/sparc: Move UDIV, SDIV to decodetree target/sparc: Move TADD, TSUB, MULS to decodetree target/sparc: Move SLL, SRL, SRA to decodetree target/sparc: Move MOVcc, MOVR to decodetree target/sparc: Move POPC to decodetree target/sparc: Convert remaining v8 coproc insns to decodetree target/sparc: Move JMPL, RETT, RETURN to decodetree target/sparc: Move FLUSH, SAVE, RESTORE to decodetree target/sparc: Move DONE, RETRY to decodetree target/sparc: Split out resolve_asi target/sparc: Drop ifdef around get_asi and friends target/sparc: Split out ldst functions with asi pre-computed target/sparc: Use tcg_gen_qemu_{ld,st}_i128 for GET_ASI_DTWINX target/sparc: Move simple integer load/store to decodetree target/sparc: Move asi integer load/store to decodetree target/sparc: Move LDSTUB, LDSTUBA to decodetree target/sparc: Move SWAP, SWAPA to decodetree target/sparc: Move CASA, CASXA to decodetree target/sparc: Move PREFETCH, PREFETCHA to decodetree target/sparc: Split out fp ldst functions with asi precomputed target/sparc: Move simple fp load/store to decodetree target/sparc: Move asi fp load/store to decodetree target/sparc: Move LDFSR, STFSR to decodetree target/sparc: Merge LDFSR, LDXFSR implementations target/sparc: Move EDGE* to decodetree target/sparc: Move ARRAY* to decodetree target/sparc: Move ADDRALIGN* to decodetree target/sparc: Move BMASK to decodetree target/sparc: Move FMOVS, FNEGS, FABSS, FSRC*S, FNOT*S to decodetree target/sparc: Move FMOVD, FNEGD, FABSD, FSRC*D, FNOT*D to decodetree target/sparc: Use tcg_gen_vec_{add,sub}* target/sparc: Move gen_ne_fop_FFF insns to decodetree target/sparc: Move gen_ne_fop_DDD insns to decodetree target/sparc: Move PDIST to decodetree target/sparc: Move gen_gsr_fop_DDD insns to decodetree target/sparc: Move gen_fop_FF insns to decodetree target/sparc: Move gen_fop_DD insns to decodetree target/sparc: Move FSQRTq to decodetree target/sparc: Move gen_fop_FFF insns to decodetree target/sparc: Move gen_fop_DDD insns to decodetree target/sparc: Move gen_fop_QQQ insns to decodetree target/sparc: Move FSMULD to decodetree target/sparc: Move FDMULQ to decodetree target/sparc: Move gen_fop_FD insns to decodetree target/sparc: Move FiTOd, FsTOd, FsTOx to decodetree target/sparc: Move FqTOs, FqTOi to decodetree target/sparc: Move FqTOd, FqTOx to decodetree target/sparc: Move FiTOq, FsTOq to decodetree target/sparc: Move FdTOq, FxTOq to decodetree target/sparc: Move FMOVq, FNEGq, FABSq to decodetree target/sparc: Move FMOVR, FMOVcc, FMOVfcc to decodetree target/sparc: Convert FCMP, FCMPE to decodetree target/sparc: Move FPCMP* to decodetree target/sparc: Move FPACK16, FPACKFIX to decodetree target/sparc: Convert FZERO, FONE to decodetree target/sparc: Remove disas_sparc_legacy configs/targets/sparc-softmmu.mak | 1 + configs/targets/sparc64-softmmu.mak | 1 + linux-user/sparc/target_syscall.h | 6 +- target/sparc/cpu.h | 76 +- target/sparc/helper.h | 16 +- target/sparc/cpu-feature.h.inc | 14 + target/sparc/insns.decode | 547 ++ target/sparc/cpu.c | 41 +- target/sparc/fop_helper.c | 17 +- target/sparc/helper.c | 8 - target/sparc/ldst_helper.c | 17 +- target/sparc/translate.c | 7115 +++++++++++++-------------- target/sparc/vis_helper.c | 59 - target/sparc/meson.build | 3 + 14 files changed, 4170 insertions(+), 3751 deletions(-) create mode 100644 target/sparc/cpu-feature.h.inc create mode 100644 target/sparc/insns.decode Tested-by: Mark Cave-Ayland Acked-by: Mark Cave-Ayland