Show patches with: State = Action Required       |    Archived = No       |   21640 patches
« 1 2 3 4 … 216 217 »
Patch Series S/W/F Date Submitter Delegate State
[57/57] target/arm: Convert SQDMULH, SQRDMULH to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[56/57] target/arm: Tidy SQDMULH, SQRDMULH (vector) target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[55/57] target/arm: Convert MLA, MLS to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[54/57] target/arm: Convert MUL, PMUL to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[53/57] target/arm: Convert SABA, SABD, UABA, UABD to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[52/57] target/arm: Convert SMAX, SMIN, UMAX, UMIN to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[51/57] target/arm: Convert SRHADD, URHADD to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[50/57] target/arm: Convert SRHADD, URHADD to gvec target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[49/57] target/arm: Convert SHSUB, UHSUB to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[48/57] target/arm: Convert SHSUB, UHSUB to gvec target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[47/57] target/arm: Convert SHADD, UHADD to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[46/57] target/arm: Convert SHADD, UHADD to gvec target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[45/57] target/arm: Use TCG_COND_TSTNE in gen_cmtst_{i32,i64} target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[44/57] target/arm: Convert CMGT, CMHI, CMGE, CMHS, CMTST, CMEQ to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[43/57] target/arm: Convert ADD, SUB (vector) to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[42/57] target/arm: Convert SQRSHL, UQRSHL to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[41/57] target/arm: Convert SQRSHL and UQRSHL (register) to gvec target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[40/57] target/arm: Convert SQSHL, UQSHL to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[39/57] target/arm: Convert SQSHL and UQSHL (register) to gvec target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[38/57] target/arm: Convert SRSHL, URSHL to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[37/57] target/arm: Convert SRSHL and URSHL (register) to gvec target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[36/57] target/arm: Convert SSHL, USHL to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[35/57] target/arm: Convert SUQADD, USQADD to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[34/57] target/arm: Convert SQADD, SQSUB, UQADD, UQSUB to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[33/57] target/arm: Inline scalar SQADD, UQADD, SQSUB, UQSUB target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[32/57] target/arm: Inline scalar SUQADD and USQADD target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[31/57] target/arm: Convert SUQADD and USQADD to gvec target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[30/57] target/arm: Improve vector UQADD, UQSUB, SQADD, SQSUB target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[29/57] target/arm: Convert disas_simd_3same_logic to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[28/57] target/arm: Convert FMLAL, FMLSL to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[27/57] target/arm: Use gvec for neon pmax, pmin target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[26/57] target/arm: Convert SMAXP, SMINP, UMAXP, UMINP to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[25/57] target/arm: Use gvec for neon padd target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[24/57] target/arm: Convert ADDP to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[23/57] target/arm: Use gvec for neon faddp, fmaxp, fminp target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[22/57] target/arm: Convert FMAXP, FMINP, FMAXNMP, FMINNMP to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[21/57] target/arm: Convert FADDP to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[20/57] target/arm: Convert FRECPS, FRSQRTS to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[19/57] target/arm: Convert FABD to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[18/57] target/arm: Convert FCMEQ, FCMGE, FCMGT, FACGE, FACGT to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[17/57] target/arm: Convert FMLA, FMLS to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[16/57] target/arm: Convert FNMUL to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[15/57] target/arm: Expand vfp neg and abs inline target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[14/57] target/arm: Convert FMAX, FMIN, FMAXNM, FMINNM to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[13/57] target/arm: Convert FADD, FSUB, FDIV, FMUL to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[12/57] target/arm: Convert FMULX to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[11/57] target/arm: Convert Advanced SIMD copy to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[10/57] target/arm: Convert XAR to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[09/57] target/arm: Convert Cryptographic 3-register, imm2 to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[08/57] target/arm: Convert Cryptographic 4-register to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[07/57] target/arm: Convert Cryptographic 2-register SHA512 to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[06/57] target/arm: Convert Cryptographic 3-register SHA512 to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[05/57] target/arm: Convert Cryptographic 2-register SHA to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[04/57] target/arm: Convert Cryptographic 3-register SHA to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[03/57] target/arm: Convert Cryptographic AES to decodetree target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[02/57] target/arm: Split out gengvec64.c target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[01/57] target/arm: Split out gengvec.c target/arm: Convert a64 advsimd to decodetree (part 1) --- 2024-05-06 Richard Henderson New
[PULL,3/9] target/alpha: Use DISAS_NEXT definition instead of magic '0' value [PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU --- 2024-05-04 Richard Henderson New
[PULL,0/9] target/alpha: Implement CF_PCREL --- 2024-05-04 Richard Henderson New
[PULL,14/14] ui/cocoa.m: Drop old macOS-10.12-and-earlier compat ifdefs [PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu() --- 2024-05-03 Philippe Mathieu-Daudé New
[PULL,11/14] target/sh4: Fix SUBV opcode [PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu() --- 2024-05-03 Philippe Mathieu-Daudé New
[PULL,10/14] target/sh4: Fix ADDV opcode [PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu() --- 2024-05-03 Philippe Mathieu-Daudé New
[PULL,07/14] plugins/api: Only include 'exec/ram_addr.h' with system emulation [PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu() --- 2024-05-03 Philippe Mathieu-Daudé New
[PULL,05/14] user: Move 'thunk.h' from 'exec/user' to 'user' [PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu() --- 2024-05-03 Philippe Mathieu-Daudé New
[PULL,04/14] user: Move 'abitypes.h' from 'exec/user' to 'user' [PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu() --- 2024-05-03 Philippe Mathieu-Daudé New
[PULL,03/14] exec: Include missing license in 'exec/cpu-common.h' [PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu() --- 2024-05-03 Philippe Mathieu-Daudé New
[PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu() [PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu() --- 2024-05-03 Philippe Mathieu-Daudé New
[PULL,00/14] Accel / SH4 / UI patches for 2024-05-03 --- 2024-05-03 Philippe Mathieu-Daudé New
[PULL,08/10] util/bufferiszero: Simplify test_buffer_is_zero_next_accel [PULL,01/10] util/bufferiszero: Remove SSE4.1 variant --- 2024-05-03 Richard Henderson New
[PULL,06/10] util/bufferiszero: Improve scalar variant [PULL,01/10] util/bufferiszero: Remove SSE4.1 variant --- 2024-05-03 Richard Henderson New
[PULL,05/10] util/bufferiszero: Optimize SSE2 and AVX2 variants [PULL,01/10] util/bufferiszero: Remove SSE4.1 variant --- 2024-05-03 Richard Henderson New
[PULL,00/10] bufferiszero improvements --- 2024-05-03 Richard Henderson New
[v3,5/5] accel/tcg: Always call tcg_flush_jmp_cache() on reset accel/tcg: Call tcg_flush_jmp_cache() again when creating user-mode cpu --- 2024-05-03 Philippe Mathieu-Daudé New
[v3,4/5] accel/tcg: Introduce common tcg_exec_cpu_reset_hold() method accel/tcg: Call tcg_flush_jmp_cache() again when creating user-mode cpu --- 2024-05-03 Philippe Mathieu-Daudé New
[v3,3/5] accel/tcg: Do not define cpu_exec_reset_hold() as stub accel/tcg: Call tcg_flush_jmp_cache() again when creating user-mode cpu --- 2024-05-03 Philippe Mathieu-Daudé New
[v3,2/5] accel/tcg: Move system emulation files under sysemu/ subdirectory accel/tcg: Call tcg_flush_jmp_cache() again when creating user-mode cpu --- 2024-05-03 Philippe Mathieu-Daudé New
[v3,1/5] accel/tcg: Move SoftMMU specific units to softmmu_specific_ss[] accel/tcg: Call tcg_flush_jmp_cache() again when creating user-mode cpu --- 2024-05-03 Philippe Mathieu-Daudé New
[v2,1/4] accel/tcg: Move system emulation files under sysemu/ subdirectory accel/tcg: Call tcg_flush_jmp_cache() again when creating user-mode cpu --- 2024-05-03 Philippe Mathieu-Daudé New
[1/5] accel/tcg: Simplify meson.build using subdir_done() accel/tcg: Call tcg_flush_jmp_cache() again when creating user-mode cpu --- 2024-05-03 Philippe Mathieu-Daudé New
[v2,9/9] target/alpha: Implement CF_PCREL target/alpha: Implement CF_PCREL --- 2024-05-03 Philippe Mathieu-Daudé New
[v2,8/9] target/alpha: Split out gen_pc_disp target/alpha: Implement CF_PCREL --- 2024-05-03 Philippe Mathieu-Daudé New
[v2,7/9] target/alpha: Split out gen_goto_tb target/alpha: Implement CF_PCREL --- 2024-05-03 Philippe Mathieu-Daudé New
[v2,6/9] target/alpha: Simplify gen_bcond_internal() target/alpha: Implement CF_PCREL --- 2024-05-03 Philippe Mathieu-Daudé New
[v2,5/9] target/alpha: Return DISAS_NORETURN once target/alpha: Implement CF_PCREL --- 2024-05-03 Philippe Mathieu-Daudé New
[v2,4/9] target/alpha: Inline DISAS_PC_UPDATED and return DISAS_NORETURN target/alpha: Implement CF_PCREL --- 2024-05-03 Philippe Mathieu-Daudé New
[v2,3/9] target/alpha: Use DISAS_NEXT definition instead of magic '0' value target/alpha: Implement CF_PCREL --- 2024-05-03 Philippe Mathieu-Daudé New
[v2,2/9] target/alpha: Hoist branch shift to initial decode target/alpha: Implement CF_PCREL --- 2024-05-03 Philippe Mathieu-Daudé New
[v2,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU target/alpha: Implement CF_PCREL --- 2024-05-03 Philippe Mathieu-Daudé New
[v6,9/9] plugins: remove op from qemu_plugin_inline_cb TCG plugins new inline operations --- 2024-05-02 Pierrick Bouvier New
[v6,8/9] plugins: extract cpu_index generate TCG plugins new inline operations --- 2024-05-02 Pierrick Bouvier New
[v6,7/9] plugins: distinct types for callbacks TCG plugins new inline operations --- 2024-05-02 Pierrick Bouvier New
[v6,6/9] tests/plugin/inline: add test for conditional callback TCG plugins new inline operations --- 2024-05-02 Pierrick Bouvier New
[v6,5/9] plugins: conditional callbacks TCG plugins new inline operations --- 2024-05-02 Pierrick Bouvier New
[v6,4/9] tests/plugin/inline: add test for STORE_U64 inline op TCG plugins new inline operations --- 2024-05-02 Pierrick Bouvier New
[v6,3/9] plugins: add new inline op STORE_U64 TCG plugins new inline operations --- 2024-05-02 Pierrick Bouvier New
[v6,2/9] plugins: extract generate ptr for qemu_plugin_u64 TCG plugins new inline operations --- 2024-05-02 Pierrick Bouvier New
[v6,1/9] plugins: prepare introduction of new inline ops TCG plugins new inline operations --- 2024-05-02 Pierrick Bouvier New
[v2,7/7] target/sparc: Split out do_ms16b target/sparc: vis fixes --- 2024-05-02 Richard Henderson New
[v2,6/7] target/sparc: Fix FPMERGE target/sparc: vis fixes --- 2024-05-02 Richard Henderson New
[v2,5/7] target/sparc: Fix FMULD8*X16 target/sparc: vis fixes --- 2024-05-02 Richard Henderson New
« 1 2 3 4 … 216 217 »