Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
target-arm queue
| Archived =
No
| 47 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[PULL,47/47] tests/microbit-test: Add tests for nRF51 NVMC
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,46/47] arm: Instantiate NRF51 special NVM's and NVMC
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,45/47] hw/nvram/nrf51_nvm: Add nRF51 non-volatile memories
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,44/47] target/arm: fix decoding of B{, L}RA{A, B}
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,43/47] target/arm: fix AArch64 virtual address space size
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,42/47] linux-user: Initialize aarch64 pac keys
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,41/47] aarch64-linux-user: Enable HWCAP bits for PAuth
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,40/47] aarch64-linux-user: Update HWCAP bits from linux 5.0-rc1
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,39/47] target/arm: Always enable pac keys for user-only
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,38/47] arm: Clarify the logic of set_pc()
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,37/47] target/arm: Enable API, APK bits in SCR, HCR
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,36/47] target/arm: Add a timer to predict PMU counter overflow
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,35/47] target/arm: Send interrupts on PMU counter overflow
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,34/47] target/arm/translate-a64: Fix mishandling of size in FCMLA decode
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,33/47] target/arm/translate-a64: Fix FCMLA decoding error
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,32/47] exec.c: Don't reallocate IOMMUNotifiers that are in use
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,31/47] target/arm/translate-a64: Don't underdecode SDOT and UDOT
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,30/47] target/arm/translate-a64: Don't underdecode FP insns
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,29/47] target/arm/translate-a64: Don't underdecode add/sub extended register
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,28/47] target/arm/translate-a64: Don't underdecode SIMD ld/st single
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,27/47] target/arm/translate-a64: Don't underdecode SIMD ld/st multiple
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,26/47] target/arm/translate-a64: Don't underdecode PRFM
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,25/47] target/arm/translate-a64: Don't underdecode system instructions
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,24/47] hw/arm/mps2-tz: Add mps2-an521 model
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,23/47] hw/arm/mps2-tz: Add IRQ infrastructure to support SSE-200
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,22/47] hw/arm/armsse: Add SSE-200 model
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,21/47] hw/arm/armsse: Add CPU_IDENTITY block to SSE-200
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,20/47] hw/misc/armsse-cpuid: Implement SSE-200 CPU_IDENTITY register block
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,19/47] hw/arm/armsse: Add unimplemented-device stub for CPU local control registers
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,18/47] hw/arm/armsse: Add unimplemented-device stub for cache control registers
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,17/47] hw/arm/armsse: Add unimplemented-device stubs for PPUs
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,16/47] hw/arm/armsse: Add unimplemented-device stubs for MHUs
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,15/47] iotkit-sysinfo: Make SYS_VERSION and SYS_CONFIG configurable
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,14/47] hw/arm/armsse: Put each CPU in its own cluster object
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,13/47] hw/arm/armsse: Give each CPU its own view of memory
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,12/47] hw/arm/armsse: Support dual-CPU configuration
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,11/47] hw/arm/armsse: Make SRAM bank size configurable
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,10/47] hw/arm/armsse: Make number of SRAM banks parameterised
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,09/47] hw/misc/iotkit-secctl: Support 4 internal MPCs
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,08/47] hw/arm/iotkit: Rename files to hw/arm/armsse.[ch]
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,07/47] hw/arm/iotkit: Rename 'iotkit' local variables and functions
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,06/47] hw/arm/iotkit: Refactor into abstract base class and subclass
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,05/47] hw/arm/iotkit: Rename IoTKit to ARMSSE
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,04/47] armv7m: Pass through start-powered-off CPU property
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,03/47] armv7m: Make cpu object a child of the armv7m container
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted
[PULL,02/47] armv7m: Don't assume the NVIC's CPU is CPU 0
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Not Applicable
[PULL,01/47] hw/arm/nrf51_soc: set object owner in memory_region_init_ram
target-arm queue
-
-
-
2019-02-01
Peter Maydell
Accepted