From patchwork Thu Feb 5 14:02:42 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 44446 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 51C4521521 for ; Thu, 5 Feb 2015 14:13:43 +0000 (UTC) Received: by mail-wi0-f199.google.com with SMTP id r20sf6580531wiv.2 for ; Thu, 05 Feb 2015 06:13:42 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=ippZHefJ2AGs3QQiSL14bjnRbQzZBlRZVSni0XDlDR0=; b=T1VjKIeT2mhe/LZSKrqsnHppCU8TTF2XWCXxdyGtId0+Vg+wsssPtBxlDhW63W9n4h /U3adACS2Dv1xmwWAWnjQ3y9j6ZGFkGsOP1IO1CZTZhpgU/Wxz398Hd++QC1S9doKUOy UZkoco2ybkPPrEE27xpn8DIzgfJxhwQ3VJm7bxtRXzZJLYCIwG0WL1LUZAHdHXrJ18Lc iYfV5SrcdgmWuXhXKw8vgMj+6JKMbbUO5zpKvSnoY+sQV4Y+1HQWQkkKb0/D4IWoM3ni hYhLItw/yC8knKIKsw3LWMTkmm3Deg9ceu7hlm9Mz2Uk8fblPC2jRLd0Tir4Y1bk4Xuu Y3Wg== X-Gm-Message-State: ALoCoQkx5l3Pa1rXHUlW7Cg9Btm14s/ITc0IgxVyHXyYq8yYWFhDjP6mJP5ZuPjMgrUTpQf7dLTi X-Received: by 10.112.162.35 with SMTP id xx3mr528364lbb.16.1423145622333; Thu, 05 Feb 2015 06:13:42 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.87.65 with SMTP id v1ls60677laz.61.gmail; Thu, 05 Feb 2015 06:13:42 -0800 (PST) X-Received: by 10.152.9.2 with SMTP id v2mr3565856laa.67.1423145622118; Thu, 05 Feb 2015 06:13:42 -0800 (PST) Received: from mail-lb0-f174.google.com (mail-lb0-f174.google.com. [209.85.217.174]) by mx.google.com with ESMTPS id ll2si4055767lac.39.2015.02.05.06.13.42 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 05 Feb 2015 06:13:42 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.174 as permitted sender) client-ip=209.85.217.174; Received: by mail-lb0-f174.google.com with SMTP id f15so7563957lbj.5 for ; Thu, 05 Feb 2015 06:13:42 -0800 (PST) X-Received: by 10.152.45.100 with SMTP id l4mr221311lam.112.1423145622044; Thu, 05 Feb 2015 06:13:42 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp1166055lbj; Thu, 5 Feb 2015 06:13:41 -0800 (PST) X-Received: by 10.236.231.49 with SMTP id k47mr1494402yhq.86.1423145620726; Thu, 05 Feb 2015 06:13:40 -0800 (PST) Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id x10si6252042qal.20.2015.02.05.06.13.40 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Thu, 05 Feb 2015 06:13:40 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Received: from localhost ([::1]:42178 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1YJNBb-00027c-MO for patch@linaro.org; Thu, 05 Feb 2015 09:13:39 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:49940) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1YJN1i-0001Vy-Ig for qemu-devel@nongnu.org; Thu, 05 Feb 2015 09:03:27 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1YJN1h-0007ZT-MQ for qemu-devel@nongnu.org; Thu, 05 Feb 2015 09:03:26 -0500 Received: from mnementh.archaic.org.uk ([2001:8b0:1d0::1]:54955) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1YJN1h-0007RD-E0 for qemu-devel@nongnu.org; Thu, 05 Feb 2015 09:03:25 -0500 Received: from pm215 by mnementh.archaic.org.uk with local (Exim 4.80) (envelope-from ) id 1YJN1P-0002yw-E1 for qemu-devel@nongnu.org; Thu, 05 Feb 2015 14:03:07 +0000 From: Peter Maydell To: qemu-devel@nongnu.org Date: Thu, 5 Feb 2015 14:02:42 +0000 Message-Id: <1423144987-11425-4-git-send-email-peter.maydell@linaro.org> X-Mailer: git-send-email 1.7.10.4 In-Reply-To: <1423144987-11425-1-git-send-email-peter.maydell@linaro.org> References: <1423144987-11425-1-git-send-email-peter.maydell@linaro.org> X-detected-operating-system: by eggs.gnu.org: Error: Malformed IPv6 address (bad octet value). X-Received-From: 2001:8b0:1d0::1 Subject: [Qemu-devel] [PULL 03/28] target-arm: Fix RVBAR_EL1 register encoding X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.maydell@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.174 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 From: Greg Bellows Fix the RVBAR_EL1 CP register opc2 encoding from 2 to 1 Signed-off-by: Greg Bellows Reviewed-by: Peter Maydell Message-id: 1422029835-4696-2-git-send-email-greg.bellows@linaro.org Signed-off-by: Peter Maydell --- target-arm/helper.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/target-arm/helper.c b/target-arm/helper.c index 1a5e067..c9b1c08 100644 --- a/target-arm/helper.c +++ b/target-arm/helper.c @@ -3055,7 +3055,7 @@ void register_cp_regs_for_features(ARMCPU *cpu) }; ARMCPRegInfo rvbar = { .name = "RVBAR_EL1", .state = ARM_CP_STATE_AA64, - .opc0 = 3, .opc1 = 0, .crn = 12, .crm = 0, .opc2 = 2, + .opc0 = 3, .opc1 = 0, .crn = 12, .crm = 0, .opc2 = 1, .type = ARM_CP_CONST, .access = PL1_R, .resetvalue = cpu->rvbar }; define_one_arm_cp_reg(cpu, &rvbar);