diff mbox series

[PULL,07/51] tcg: Return NULL temp for TCG_CALL_DUMMY_ARG

Message ID	20171025093535.10175-8-richard.henderson@linaro.org
State	Accepted
Commit	c6c7d84df8889b9d6298466999b88a8a42e5f976
Headers	show Delivered-To: patch@linaro.org Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; From: Richard Henderson <richard.henderson@linaro.org> To: qemu-devel@nongnu.org Date: Wed, 25 Oct 2017 11:34:51 +0200 Message-Id: <20171025093535.10175-8-richard.henderson@linaro.org> In-Reply-To: <20171025093535.10175-1-richard.henderson@linaro.org> References: <20171025093535.10175-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Subject: [Qemu-devel] [PULL 07/51] tcg: Return NULL temp for TCG_CALL_DUMMY_ARG Precedence: list Cc: peter.maydell@linaro.org, Richard Henderson <rth@twiddle.net> Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+patch=linaro.org@nongnu.org>
Series	tcg queued patches \| expand [PULL,00/51] tcg queued patches [PULL,01/51] tcg: Merge opcode arguments into TCGOp [PULL,02/51] tcg: Propagate args to op->args in optimizer [PULL,03/51] tcg: Propagate args to op->args in tcg.c [PULL,04/51] tcg: Propagate TCGOp down to allocators [PULL,05/51] tcg: Introduce arg_temp [PULL,06/51] tcg: Add temp_global bit to TCGTemp [PULL,07/51] tcg: Return NULL temp for TCG_CALL_DUMMY_ARG [PULL,08/51] tcg: Introduce temp_arg, export temp_idx [PULL,09/51] tcg: Use per-temp state data in liveness [PULL,10/51] tcg: Avoid loops against variable bounds [PULL,11/51] tcg: Change temp_allocate_frame arg to TCGTemp [PULL,12/51] tcg: Remove unused TCG_CALL_DUMMY_TCGV [PULL,13/51] tcg: Use per-temp state data in optimize [PULL,14/51] tcg: Push tcg_ctx into generator functions [PULL,15/51] tcg: Push tcg_ctx into tcg_gen_callN [PULL,16/51] tcg: Introduce tcgv_{i32, i64, ptr}_{arg, temp} [PULL,17/51] tcg: Introduce temp_tcgv_{i32,i64,ptr} [PULL,18/51] tcg: Remove GET_TCGV_* and MAKE_TCGV_* [PULL,19/51] tcg: Remove TCGV_EQUAL* [PULL,20/51] qom: Introduce CPUClass.tcg_initialize [PULL,21/51] tcg: Use offsets not indices for TCGv_* [PULL,22/51] tcg: define CF_PARALLEL and use it for TB hashing along with CF_COUNT_MASK [PULL,23/51] tcg: Add CPUState cflags_next_tb [PULL,24/51] tcg: Include CF_COUNT_MASK in CF_HASH_MASK [PULL,25/51] tcg: convert tb->cflags reads to tb_cflags(tb) [PULL,26/51] target/arm: check CF_PARALLEL instead of parallel_cpus [PULL,27/51] target/hppa: check CF_PARALLEL instead of parallel_cpus [PULL,28/51] target/i386: check CF_PARALLEL instead of parallel_cpus [PULL,29/51] target/m68k: check CF_PARALLEL instead of parallel_cpus [PULL,30/51] target/s390x: check CF_PARALLEL instead of parallel_cpus [PULL,31/51] target/sh4: check CF_PARALLEL instead of parallel_cpus [PULL,32/51] target/sparc: check CF_PARALLEL instead of parallel_cpus [PULL,33/51] tcg: check CF_PARALLEL instead of parallel_cpus [PULL,34/51] cpu-exec: lookup/generate TB outside exclusive region during step_atomic [PULL,35/51] tcg: Add CF_LAST_IO + CF_USE_ICOUNT to CF_HASH_MASK [PULL,36/51] tcg: Remove CF_IGNORE_ICOUNT [PULL,37/51] translate-all: use a binary search tree to track TBs in TBContext [PULL,38/51] exec-all: rename tb_free to tb_remove [PULL,39/51] translate-all: report correct avg host TB size [PULL,40/51] tcg: take tb_ctx out of TCGContext [PULL,41/51] tcg: define tcg_init_ctx and make tcg_ctx a pointer [PULL,42/51] gen-icount: fold exitreq_label into TCGContext [PULL,43/51] tcg: introduce **tcg_ctxs to keep track of all TCGContext's [PULL,44/51] tcg: distribute profiling counters across TCGContext's [PULL,45/51] tcg: allocate optimizer temps with tcg_malloc [PULL,46/51] osdep: introduce qemu_mprotect_rwx/none [PULL,47/51] translate-all: use qemu_protect_rwx/none helpers [PULL,48/51] tcg: introduce regions to split code_gen_buffer [PULL,49/51] tcg: enable multiple TCG contexts in softmmu [PULL,50/51] tcg: Initialize cpu_env generically [PULL,51/51] translate-all: exit from tb_phys_invalidate if qht_remove fails

Commit Message

Richard Henderson Oct. 25, 2017, 9:34 a.m. UTC

From: Richard Henderson <rth@twiddle.net>


Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>

Reviewed-by: Emilio G. Cota <cota@braap.org>

Signed-off-by: Richard Henderson <rth@twiddle.net>

---
 tcg/tcg.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

-- 
2.13.6

diff mbox series

Patch

diff --git a/tcg/tcg.h b/tcg/tcg.h
index fc4d1ed58b..5fcdec1fc5 100644
--- a/tcg/tcg.h
+++ b/tcg/tcg.h
@@ -731,7 +731,7 @@  extern bool parallel_cpus;
 
 static inline TCGTemp *arg_temp(TCGArg a)
 {
-    return &tcg_ctx.temps[a];
+    return a == TCG_CALL_DUMMY_ARG ? NULL : &tcg_ctx.temps[a];
 }
 
 static inline void tcg_set_insn_param(int op_idx, int arg, TCGArg v)