From patchwork Wed Jan 24 23:25:48 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 125736 Delivered-To: patch@linaro.org Received: by 10.46.66.141 with SMTP id h13csp737443ljf; Wed, 24 Jan 2018 15:42:17 -0800 (PST) X-Google-Smtp-Source: AH8x224hd94vEHOAiAD/15Txktac2UCtY20ThTbhkvbZTFmTLttmfDnkcRdlnYP5koLOVyU+2Wam X-Received: by 10.37.107.6 with SMTP id g6mr6930515ybc.395.1516837337868; Wed, 24 Jan 2018 15:42:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516837337; cv=none; d=google.com; s=arc-20160816; b=KEj86jxx/doJzTSAEBLh9t2zLfdPD5TsWD8gm8zAMDZKOWOWYQz9kWcaITvIdp0cAY cg09D3n74N6XneFPo4zIyXOj1n6/QY0nLY/qAyaKOApB6PVU/GrXlDy7+s1kfZr/YJS7 qfNwwk3gsw6697MHXbPd+6PHEoeuqaCr4WE0mm4QcDkfDB3Fwax67Lv9knDbh9c0hOva iIn/TKu3LYRneG3gLV/1vxMvbc4ftNiUJDLdRvFG+rTeT9hYLwwcCZSTElLUgbga4rFd /MVdBduv3RH1TzsS9lqIvDd3gugUEymMUL1tWFiDmUrSgA4et5VhZmi69e+nkfUdpNqp 2oEA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=Zc2caYK/EPpTetfoJcguGXYP9cMfmLKiBoS/RjrLVto=; b=vZ0kDiU69VyH/VeN1jXra/jZSU8zc0P2KWGynGrwp1gnb9Z1+BEEobodL3g9tdveO0 4uM20AvVfgQZqYc212esuv9nsgCMTdhdlPopIpsnZxBj4DU1bqt+LYwumb4+Q9qapoe1 si1WIQ/x0/DafG5Ov/9FoG41AM/AQGZqrIPRXAbl+QKjeXrLhE/eJR9diY1FsTe+/qAQ XmfOBwLCG5whLy9fdQ8Am2Lx8CM1ikcboj7CyrPCaGEeVf75O7XOkNHUc5qwkfVUwT3/ N8Fk8JcoqLorgv8Qua6kNEeQiz/64jLaCQkZ3aoqDExAhyiSgUVAjF3/12OapAniQ8au Dq1A== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=agjvr/N3; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id s43si3012016ybe.285.2018.01.24.15.42.17 for (version=TLS1 cipher=AES128-SHA bits=128/128); Wed, 24 Jan 2018 15:42:17 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=agjvr/N3; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:54549 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eeUgL-0008QI-59 for patch@linaro.org; Wed, 24 Jan 2018 18:42:17 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:50973) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eeURJ-0004SR-BJ for qemu-devel@nongnu.org; Wed, 24 Jan 2018 18:26:46 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1eeURF-0001dj-Qh for qemu-devel@nongnu.org; Wed, 24 Jan 2018 18:26:45 -0500 Received: from mail-pg0-x242.google.com ([2607:f8b0:400e:c05::242]:36931) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1eeURF-0001dX-I7 for qemu-devel@nongnu.org; Wed, 24 Jan 2018 18:26:41 -0500 Received: by mail-pg0-x242.google.com with SMTP id z17so3815158pgc.4 for ; Wed, 24 Jan 2018 15:26:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references; bh=Zc2caYK/EPpTetfoJcguGXYP9cMfmLKiBoS/RjrLVto=; b=agjvr/N3UR4UM2ZE3tU2UDIbCGsCnY5wtmMHu9OlD+i0t8F7O8vg9Gm98gcZEuBR43 dphS8s/u2FCnpVVF6YIOg0OSxY6HsLZrQf76GaN3ZPRZcmloHLVLhvP3+MAgpSk7sOSP zJL8wGYejYGga08/DzzVJR34CiYk3kjRGP4XQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=Zc2caYK/EPpTetfoJcguGXYP9cMfmLKiBoS/RjrLVto=; b=RW4/JC/yBycIjHg7uDUE+byiHE8Z101Bj+CP8MxbMOtZS7mmV/ONGhjdJ2hxm0gKj8 hbBeW/cW99ZGIjNRbEykdRH1Sgaf6b2AnEHpngJK5mkarn5DfOVTGZhAwm/gv3c5LxoS UuYYFvcUavmI4/XPbUy1wUO5HNZLJYQ4u3ZVFDs2vY+G71v63Qx1ZwP7QPsHmrT/tTSl sWHUXT7hIjPTj3PP02XN30bdtq2P8a7JxdWbSYATzbiOieFIcnCluZlLHaWgpt/GZqZx brt0tVG7H+EjrRnoPrIRPKgCMARCpi8kRT599UcDATg0K/ujN1gpMLLA30R5qBeWZ9Z2 +s8g== X-Gm-Message-State: AKwxyteEZs/6DcZDY/XZjvhPzb7KAxxYdY0cnwa1zVzPIOuDYFS2pea+ yW4EFC9U3xAJS/VNbdaJzN+QlbBcHBc= X-Received: by 10.99.110.3 with SMTP id j3mr11943283pgc.85.1516836400242; Wed, 24 Jan 2018 15:26:40 -0800 (PST) Received: from cloudburst.twiddle.net (174-21-6-47.tukw.qwest.net. [174.21.6.47]) by smtp.gmail.com with ESMTPSA id z19sm9760028pfh.185.2018.01.24.15.26.38 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 24 Jan 2018 15:26:39 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 24 Jan 2018 15:25:48 -0800 Message-Id: <20180124232625.30105-9-richard.henderson@linaro.org> X-Mailer: git-send-email 2.14.3 In-Reply-To: <20180124232625.30105-1-richard.henderson@linaro.org> References: <20180124232625.30105-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c05::242 Subject: [Qemu-devel] [PATCH v3 08/45] target/hppa: Add space registers X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Not used where they should be yet, but we can copy them. Signed-off-by: Richard Henderson --- target/hppa/cpu.h | 1 + target/hppa/helper.c | 14 ++++++---- target/hppa/translate.c | 73 +++++++++++++++++++++++++++++++++++++++++++++---- 3 files changed, 77 insertions(+), 11 deletions(-) -- 2.14.3 diff --git a/target/hppa/cpu.h b/target/hppa/cpu.h index 805c93db9c..24c728c0d2 100644 --- a/target/hppa/cpu.h +++ b/target/hppa/cpu.h @@ -140,6 +140,7 @@ typedef int64_t target_sreg; struct CPUHPPAState { target_ureg gr[32]; uint64_t fr[32]; + uint64_t sr[8]; /* stored shifted into place for gva */ target_ureg sar; target_ureg cr26; diff --git a/target/hppa/helper.c b/target/hppa/helper.c index b6521f61fc..48ac80cb2d 100644 --- a/target/hppa/helper.c +++ b/target/hppa/helper.c @@ -168,12 +168,16 @@ void hppa_cpu_dump_state(CPUState *cs, FILE *f, psw, psw_cb, psw_c); for (i = 0; i < 32; i++) { - cpu_fprintf(f, "GR%02d " TREG_FMT_lx " ", i, env->gr[i]); - if ((i % 4) == 3) { - cpu_fprintf(f, "\n"); - } + cpu_fprintf(f, "GR%02d " TREG_FMT_lx "%c", i, env->gr[i], + (i & 3) == 3 ? '\n' : ' '); + } +#ifndef CONFIG_USER_ONLY + for (i = 0; i < 8; i++) { + cpu_fprintf(f, "SR%02d %08x%c", i, (uint32_t)(env->sr[i] >> 32), + (i & 3) == 3 ? '\n' : ' '); } - cpu_fprintf(f, "\n"); +#endif + cpu_fprintf(f, "\n"); /* ??? FR */ } diff --git a/target/hppa/translate.c b/target/hppa/translate.c index 088031e7f3..50d41b0c63 100644 --- a/target/hppa/translate.c +++ b/target/hppa/translate.c @@ -320,6 +320,7 @@ typedef struct DisasInsn { /* global register indexes */ static TCGv_reg cpu_gr[32]; +static TCGv_i64 cpu_sr[4]; static TCGv_reg cpu_iaoq_f; static TCGv_reg cpu_iaoq_b; static TCGv_reg cpu_sar; @@ -358,6 +359,10 @@ void hppa_translate_init(void) "r16", "r17", "r18", "r19", "r20", "r21", "r22", "r23", "r24", "r25", "r26", "r27", "r28", "r29", "r30", "r31" }; + /* SR[4-7] are not global registers so that we can index them. */ + static const char sr_names[4][4] = { + "sr0", "sr1", "sr2", "sr3" + }; int i; @@ -367,6 +372,11 @@ void hppa_translate_init(void) offsetof(CPUHPPAState, gr[i]), gr_names[i]); } + for (i = 0; i < 4; i++) { + cpu_sr[i] = tcg_global_mem_new_i64(cpu_env, + offsetof(CPUHPPAState, sr[i]), + sr_names[i]); + } for (i = 0; i < ARRAY_SIZE(vars); ++i) { const GlobalVar *v = &vars[i]; @@ -571,6 +581,19 @@ static void save_frd(unsigned rt, TCGv_i64 val) tcg_gen_st_i64(val, cpu_env, offsetof(CPUHPPAState, fr[rt])); } +static void load_spr(DisasContext *ctx, TCGv_i64 dest, unsigned reg) +{ +#ifdef CONFIG_USER_ONLY + tcg_gen_movi_i64(dest, 0); +#else + if (reg < 4) { + tcg_gen_mov_i64(dest, cpu_sr[reg]); + } else { + tcg_gen_ld_i64(dest, cpu_env, offsetof(CPUHPPAState, sr[reg])); + } +#endif +} + /* Skip over the implementation of an insn that has been nullified. Use this when the insn is too complex for a conditional move. */ static void nullify_over(DisasContext *ctx) @@ -785,6 +808,13 @@ static unsigned assemble_rc64(uint32_t insn) return r2 * 32 + r1 * 4 + r0; } +static unsigned assemble_sr3(uint32_t insn) +{ + unsigned s2 = extract32(insn, 13, 1); + unsigned s0 = extract32(insn, 14, 2); + return s2 * 4 + s0; +} + static target_sreg assemble_12(uint32_t insn) { target_ureg x = -(target_ureg)(insn & 1); @@ -1894,11 +1924,17 @@ static DisasJumpType trans_mfsp(DisasContext *ctx, uint32_t insn, const DisasInsn *di) { unsigned rt = extract32(insn, 0, 5); - TCGv_reg tmp = dest_gpr(ctx, rt); + unsigned rs = assemble_sr3(insn); + TCGv_i64 t0 = tcg_temp_new_i64(); + TCGv_reg t1 = tcg_temp_new(); - /* ??? We don't implement space registers. */ - tcg_gen_movi_reg(tmp, 0); - save_gpr(ctx, rt, tmp); + load_spr(ctx, t0, rs); + tcg_gen_shri_i64(t0, t0, 32); + tcg_gen_trunc_i64_reg(t1, t0); + + save_gpr(ctx, rt, t1); + tcg_temp_free(t1); + tcg_temp_free_i64(t0); cond_free(&ctx->null_cond); return DISAS_NEXT; @@ -1944,6 +1980,32 @@ static DisasJumpType trans_mfctl(DisasContext *ctx, uint32_t insn, return DISAS_NEXT; } +static DisasJumpType trans_mtsp(DisasContext *ctx, uint32_t insn, + const DisasInsn *di) +{ + unsigned rr = extract32(insn, 16, 5); + unsigned rs = assemble_sr3(insn); + TCGv_i64 t64; + + if (rs >= 5) { + CHECK_MOST_PRIVILEGED(EXCP_PRIV_REG); + } + nullify_over(ctx); + + t64 = tcg_temp_new_i64(); + tcg_gen_extu_reg_i64(t64, load_gpr(ctx, rr)); + tcg_gen_shli_i64(t64, t64, 32); + + if (rs >= 4) { + tcg_gen_st_i64(t64, cpu_env, offsetof(CPUHPPAState, sr[rs])); + } else { + tcg_gen_mov_i64(cpu_sr[rs], t64); + } + tcg_temp_free_i64(t64); + + return nullify_end(ctx, DISAS_NEXT); +} + static DisasJumpType trans_mtctl(DisasContext *ctx, uint32_t insn, const DisasInsn *di) { @@ -2069,8 +2131,7 @@ static DisasJumpType trans_mtsm(DisasContext *ctx, uint32_t insn, static const DisasInsn table_system[] = { { 0x00000000u, 0xfc001fe0u, trans_break }, - /* We don't implement space register, so MTSP is a nop. */ - { 0x00001820u, 0xffe01fffu, trans_nop }, + { 0x00001820u, 0xffe01fffu, trans_mtsp }, { 0x00001840u, 0xfc00ffffu, trans_mtctl }, { 0x016018c0u, 0xffe0ffffu, trans_mtsarcm }, { 0x000014a0u, 0xffffffe0u, trans_mfia },