From patchwork Wed Jun 27 04:33:19 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 140117 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp398337ljj; Tue, 26 Jun 2018 21:58:10 -0700 (PDT) X-Google-Smtp-Source: AAOMgpc5sfcRUtSR3fcs2dpv6yEdlS4xYImpS9u9uFtcuz+5OPBB3iCbQzQsYc+7LHXOC82j1c/L X-Received: by 2002:a37:208:: with SMTP id 8-v6mr3834122qkc.144.1530075489939; Tue, 26 Jun 2018 21:58:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1530075489; cv=none; d=google.com; s=arc-20160816; b=IDbGdQxlQQVvaJ0WemMw2BAyJ+KJ5j2tTFMHwEGVIMEWF77TL7VMpTMTTqE4/hgY6n JnTFuMMU7Ctfqvf11YtVHXsjxoOFVyQoFU6QAnN/U0ED5JCMEbA51b0gk/o2p3SLgFTu 0VhFWldsNqF9d6gI4Rtpwz+8LOTxyueQQFjFJbfPotJ65RPyKB9Ax6PEggtuwdxn7iMP BNZ5HJnCMysXniGXFALsxUIa4aFQ/6WtRvsDuxz/SJjXIwuMJoNanHXcNW7CiquUS11V ZmNTtwtEpDnYYuQVQNdaNAWQjO+qFiTrdGqPZAc4xAFiJCBVGp4L5faSsbDyQFPAHpg2 z4UA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=aQtfq69suyZFnSQntfxBl6/IxAKwudRlVXWZxIK1/oo=; b=mTVqQQaasPQGeeaty1rHCCB/UU/8tDKHE9z//E3H2kTXfbiCCF4Q7WCgdN/FfjltIY 0ursBaM7wdhLMS4NTQCIPsY4+TER9tldhD32LRzticdPMOgCr8kOsw0EGzpDedt9qS9I UOGDg1EvL9kMKF6qPV1B5jF0/girFwdftRM6G5U7Mxdqy1sHnubrxzyzrLeom9hYnpCr k/9905Rywk54tKjhTdgsH+XwNe78sF/llgkP8fYgo60/+jIUz4lYm/mBNxuFbDWYorf/ gJUrui/EgdVpjKQ2jW099ZDOF3l4dvvxB4898EaYt1ESR0CBq+aZgdsSeGeAVve4yF1k sjFQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=Sl35h3Rw; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id d36-v6si2156663qtd.139.2018.06.26.21.58.09 for (version=TLS1 cipher=AES128-SHA bits=128/128); Tue, 26 Jun 2018 21:58:09 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=Sl35h3Rw; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:56636 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fY2Wv-0007B7-Bk for patch@linaro.org; Wed, 27 Jun 2018 00:58:09 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:60947) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fY29i-0004Xf-NI for qemu-devel@nongnu.org; Wed, 27 Jun 2018 00:34:11 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fY29h-0000w3-8h for qemu-devel@nongnu.org; Wed, 27 Jun 2018 00:34:10 -0400 Received: from mail-pf0-x22c.google.com ([2607:f8b0:400e:c00::22c]:37612) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fY29h-0000v4-1x for qemu-devel@nongnu.org; Wed, 27 Jun 2018 00:34:09 -0400 Received: by mail-pf0-x22c.google.com with SMTP id y5-v6so388814pfn.4 for ; Tue, 26 Jun 2018 21:34:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=aQtfq69suyZFnSQntfxBl6/IxAKwudRlVXWZxIK1/oo=; b=Sl35h3RwZXpLhYT1l20GWAfBzUBVT78xnEEjlQ7iDgAUUoC1KA/1saARwmaIoSakAE ZJ9j1rnaKvYHNMwgkA7ulADf/a+y+o4p4AIuqiZnZU93JPIKkuh3PmLbpR4Ds7a1qdrz hUAAtU6Sc6gyXwQT5CEOstcL1xhMsvdT8wfpQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=aQtfq69suyZFnSQntfxBl6/IxAKwudRlVXWZxIK1/oo=; b=Ubb4Fitwp+Zks7DdUTkDrt0WWx56CldNkZ6Ojy6agUASaOHiNXwsLkgQn+S0Tuoui4 e7QkFjHYtekivmFKQLOw391wHg4R2HhDvGD9pV2rHHgNILmgG0UACfMU2uJrDTXDw2bz RNeLAXxps2KYS/x2kumKZKjdhkOTjeF5A93KQO+anSz49SaHP6DO5YlgSOPjMp1jYP+4 AC08duEKrJ/SCwUBfXPqJ/5rEapLhbKILSx9mpWvMdXqy43V1l86FrLprKoZOEoZ4CgC gri6CRVK3wUkfk3ssYOeBaWzY7EuJNELvcAtcjikhIOGo+SP6n4VVscNN/gfMqXEdU5m n1Nw== X-Gm-Message-State: APt69E0nxzRvLP2a7S1iZ4OT7ij5WuKOtSuPIctOEr5bvOhCgBvgvdL5 f+1vyPMPftDJG7CZoam7XKlfYKvLNQ0= X-Received: by 2002:a65:6491:: with SMTP id e17-v6mr3776006pgv.44.1530074047823; Tue, 26 Jun 2018 21:34:07 -0700 (PDT) Received: from cloudburst.twiddle.net (97-126-112-211.tukw.qwest.net. [97.126.112.211]) by smtp.gmail.com with ESMTPSA id p20-v6sm4577638pff.90.2018.06.26.21.34.06 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 26 Jun 2018 21:34:06 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Tue, 26 Jun 2018 21:33:19 -0700 Message-Id: <20180627043328.11531-27-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180627043328.11531-1-richard.henderson@linaro.org> References: <20180627043328.11531-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c00::22c Subject: [Qemu-devel] [PATCH v6 26/35] target/arm: Implement SVE floating-point unary operations X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson --- target/arm/helper-sve.h | 14 ++++++++++++++ target/arm/sve_helper.c | 8 ++++++++ target/arm/translate-sve.c | 26 ++++++++++++++++++++++++++ target/arm/sve.decode | 4 ++++ 4 files changed, 52 insertions(+) -- 2.17.1 diff --git a/target/arm/helper-sve.h b/target/arm/helper-sve.h index 36168c5bb2..891346a5ac 100644 --- a/target/arm/helper-sve.h +++ b/target/arm/helper-sve.h @@ -999,6 +999,20 @@ DEF_HELPER_FLAGS_5(sve_frintx_s, TCG_CALL_NO_RWG, DEF_HELPER_FLAGS_5(sve_frintx_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve_frecpx_h, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve_frecpx_s, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve_frecpx_d, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) + +DEF_HELPER_FLAGS_5(sve_fsqrt_h, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve_fsqrt_s, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve_fsqrt_d, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) + DEF_HELPER_FLAGS_5(sve_scvt_hh, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32) DEF_HELPER_FLAGS_5(sve_scvt_sh, TCG_CALL_NO_RWG, diff --git a/target/arm/sve_helper.c b/target/arm/sve_helper.c index af8221c714..83bd8c4269 100644 --- a/target/arm/sve_helper.c +++ b/target/arm/sve_helper.c @@ -3298,6 +3298,14 @@ DO_ZPZ_FP(sve_frintx_h, uint16_t, H1_2, float16_round_to_int) DO_ZPZ_FP(sve_frintx_s, uint32_t, H1_4, float32_round_to_int) DO_ZPZ_FP(sve_frintx_d, uint64_t, , float64_round_to_int) +DO_ZPZ_FP(sve_frecpx_h, uint16_t, H1_2, helper_frecpx_f16) +DO_ZPZ_FP(sve_frecpx_s, uint32_t, H1_4, helper_frecpx_f32) +DO_ZPZ_FP(sve_frecpx_d, uint64_t, , helper_frecpx_f64) + +DO_ZPZ_FP(sve_fsqrt_h, uint16_t, H1_2, float16_sqrt) +DO_ZPZ_FP(sve_fsqrt_s, uint32_t, H1_4, float32_sqrt) +DO_ZPZ_FP(sve_fsqrt_d, uint64_t, , float64_sqrt) + DO_ZPZ_FP(sve_scvt_hh, uint16_t, H1_2, int16_to_float16) DO_ZPZ_FP(sve_scvt_sh, uint32_t, H1_4, int32_to_float16) DO_ZPZ_FP(sve_scvt_ss, uint32_t, H1_4, int32_to_float32) diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c index 270bf9101b..ff8ae67e2b 100644 --- a/target/arm/translate-sve.c +++ b/target/arm/translate-sve.c @@ -4117,6 +4117,32 @@ static bool trans_FRINTA(DisasContext *s, arg_rpr_esz *a, uint32_t insn) return do_frint_mode(s, a, float_round_ties_away); } +static bool trans_FRECPX(DisasContext *s, arg_rpr_esz *a, uint32_t insn) +{ + static gen_helper_gvec_3_ptr * const fns[3] = { + gen_helper_sve_frecpx_h, + gen_helper_sve_frecpx_s, + gen_helper_sve_frecpx_d + }; + if (a->esz == 0) { + return false; + } + return do_zpz_ptr(s, a->rd, a->rn, a->pg, a->esz == MO_16, fns[a->esz - 1]); +} + +static bool trans_FSQRT(DisasContext *s, arg_rpr_esz *a, uint32_t insn) +{ + static gen_helper_gvec_3_ptr * const fns[3] = { + gen_helper_sve_fsqrt_h, + gen_helper_sve_fsqrt_s, + gen_helper_sve_fsqrt_d + }; + if (a->esz == 0) { + return false; + } + return do_zpz_ptr(s, a->rd, a->rn, a->pg, a->esz == MO_16, fns[a->esz - 1]); +} + static bool trans_SCVTF_hh(DisasContext *s, arg_rpr_esz *a, uint32_t insn) { return do_zpz_ptr(s, a->rd, a->rn, a->pg, true, gen_helper_sve_scvt_hh); diff --git a/target/arm/sve.decode b/target/arm/sve.decode index e45faaec3a..2aca9f0bb0 100644 --- a/target/arm/sve.decode +++ b/target/arm/sve.decode @@ -854,6 +854,10 @@ FRINTA 01100101 .. 000 100 101 ... ..... ..... @rd_pg_rn FRINTX 01100101 .. 000 110 101 ... ..... ..... @rd_pg_rn FRINTI 01100101 .. 000 111 101 ... ..... ..... @rd_pg_rn +# SVE floating-point unary operations +FRECPX 01100101 .. 001 100 101 ... ..... ..... @rd_pg_rn +FSQRT 01100101 .. 001 101 101 ... ..... ..... @rd_pg_rn + # SVE integer convert to floating-point SCVTF_hh 01100101 01 010 01 0 101 ... ..... ..... @rd_pg_rn_e0 SCVTF_sh 01100101 01 010 10 0 101 ... ..... ..... @rd_pg_rn_e0