From patchwork Fri Oct 5 17:53:36 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 148272 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp745690lji; Fri, 5 Oct 2018 10:54:34 -0700 (PDT) X-Google-Smtp-Source: ACcGV63ccA0FILZW1EWqJzBMsMMKnjKoQ54DatsnvJH7KoxIg+la0FvMXOnLjeXD+9ojWqFM/lKM X-Received: by 2002:aed:2aa1:: with SMTP id t30-v6mr10383382qtd.319.1538762074053; Fri, 05 Oct 2018 10:54:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538762074; cv=none; d=google.com; s=arc-20160816; b=PTlVE4Pr+cERY8/Zm5nZ8IoUNlUhf4qkovWrcrKYHiVQnvzZCs/kxhE2ajOHiFanEH qkV1y+sgQC27uJ8RJXGLqeL+Gyj8j/fqWFLULN2wNuzxQ0aO9vKy6ycdjzLUZIcaKSp4 kWtIB37TzhEdvhE0iC6aHWHBxfPC3ZMKBnZfl9/sPqU11I5w7dxjjxbLs/GjAv5Cvg9L PHYUN0YkIgKbljyEvhXJV2s6fXmLBVwfB9cm3dtrMe8YA9JY73k6jInVKblgGXs9A4vW c/rxG45hnY/JJ4Z9yxJRREZdt+6Kt2F1zZdESY2jUz5u7AwbITQxwI9dLH+F3jbNqAr1 TL5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=7cIzNmig66O7nrMOlyreuhJx+wxaGffDFtCEs3BsLhI=; b=d0sCj1rWX8GBFtgJCAbEJe5pHQyngNkbiglUtgFRP4+7WqYp3JuPoZS/EyZCwYFT8s rBKsdxW3eRkFkFPOaahBnjDFPqwISaxf7Vd48djqJDoj3PPdrSFilSDiLpw4vIAKk7yY 3aGTnjYf/UGeWtbB3jxfRysva47rvLhiktryqnZ2hMahwCWgGAM7FNeIoVAf1QAJqGVP 7tMW/PtR0tIiXUspFPhWw2CoK38KxeI6Su0EFYwWLhRCVlyUITfvUi/a1M6DgGSN73Df xHbfxGWflbyVTzk9J82cAKQh6z63E1dXP6EMT62dQkfe1ydVaXFkBj17+5ip8bKHJO/O Q35A== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=erc1AfVS; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id 24-v6si2623328qvd.223.2018.10.05.10.54.33 for (version=TLS1 cipher=AES128-SHA bits=128/128); Fri, 05 Oct 2018 10:54:34 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=erc1AfVS; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:36327 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1g8UJ7-00012f-Hs for patch@linaro.org; Fri, 05 Oct 2018 13:54:33 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:35378) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1g8UIb-00011g-3c for qemu-devel@nongnu.org; Fri, 05 Oct 2018 13:54:01 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1g8UIY-0003AI-Ji for qemu-devel@nongnu.org; Fri, 05 Oct 2018 13:54:00 -0400 Received: from mail-oi1-x231.google.com ([2607:f8b0:4864:20::231]:44189) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1g8UIY-00039t-ES for qemu-devel@nongnu.org; Fri, 05 Oct 2018 13:53:58 -0400 Received: by mail-oi1-x231.google.com with SMTP id u74-v6so11054165oia.11 for ; Fri, 05 Oct 2018 10:53:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=7cIzNmig66O7nrMOlyreuhJx+wxaGffDFtCEs3BsLhI=; b=erc1AfVSrt3lmm66s8GJXBLbUNTck2GvrC11NQTNW+QSVBfBzALJ/HfagejQn66bLC VIG876chRMA4K4Ti53BRov0qzYCXzhMl2av8rN9lj3w5no9c6m+Z5mXxBX0FJIpsAkW6 Y+6JEzp4CQMVx2Bn+WQKVVd6NWLCaKXwkglMU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=7cIzNmig66O7nrMOlyreuhJx+wxaGffDFtCEs3BsLhI=; b=LhsYX4+oDDBQux6LJhpiChX+KcjRnPamQF3tgzZN6+NWWfEmDx6zgwJcpFW6Kjvzx5 oUu3epKXNFvc0/r2v/GI5/RRu1CBmglzJMsSo7INSBXbnKAaQvx+/9WuRu02ywNSPCDR rG0A7wUCUddhhruJ40Y3g9QhAcflBBHgw/4iKzuC5j6BHhfZ/vZuTg4wUyGZWzqB4xUH 5ZtT7bmMW1Ra9y4ndl5TESvfGoJtHO1s4Hwufy1IyfpeYUKXHQetVguTUCN/oBOFBLC7 UKTcBX1Ne+93H0nmQu1P1d5PR3xnYW7jiZ9rX37GdMoDDLqymHiJ8xp+qTz8v9DUn0K3 NHmg== X-Gm-Message-State: ABuFfogFmUHIwUXwqUFHuEdeP3sobTgA2ec+atH7kHlGFQQi40rJghU5 cgeOp5ixqh4KODQf3UUZn/usus6nkzK0XQ== X-Received: by 2002:aca:3f87:: with SMTP id m129-v6mr19452oia.228.1538762037273; Fri, 05 Oct 2018 10:53:57 -0700 (PDT) Received: from cloudburst.twiddle.net ([187.217.230.84]) by smtp.gmail.com with ESMTPSA id q10-v6sm2672278otg.31.2018.10.05.10.53.55 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 05 Oct 2018 10:53:56 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Fri, 5 Oct 2018 12:53:36 -0500 Message-Id: <20181005175350.30752-2-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181005175350.30752-1-richard.henderson@linaro.org> References: <20181005175350.30752-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::231 Subject: [Qemu-devel] [PATCH v3 01/15] target/arm: Define ID_AA64ZFR0_EL1 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Given that the only field defined for this new register may only be 0, we don't actually need to change anything except the name. Reviewed-by: Peter Maydell Tested-by: Laurent Desnogues Signed-off-by: Richard Henderson --- target/arm/helper.c | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) -- 2.17.1 diff --git a/target/arm/helper.c b/target/arm/helper.c index 64b1564594..ef85ef230a 100644 --- a/target/arm/helper.c +++ b/target/arm/helper.c @@ -5018,9 +5018,10 @@ void register_cp_regs_for_features(ARMCPU *cpu) .opc0 = 3, .opc1 = 0, .crn = 0, .crm = 4, .opc2 = 3, .access = PL1_R, .type = ARM_CP_CONST, .resetvalue = 0 }, - { .name = "ID_AA64PFR4_EL1_RESERVED", .state = ARM_CP_STATE_AA64, + { .name = "ID_AA64ZFR0_EL1", .state = ARM_CP_STATE_AA64, .opc0 = 3, .opc1 = 0, .crn = 0, .crm = 4, .opc2 = 4, .access = PL1_R, .type = ARM_CP_CONST, + /* At present, only SVEver == 0 is defined anyway. */ .resetvalue = 0 }, { .name = "ID_AA64PFR5_EL1_RESERVED", .state = ARM_CP_STATE_AA64, .opc0 = 3, .opc1 = 0, .crn = 0, .crm = 4, .opc2 = 5,