[PULL,04/21] tcg: plug holes in struct TCGProfile

Message ID	20181016174911.9052-5-richard.henderson@linaro.org
State	Superseded
Headers	show Delivered-To: patch@linaro.org Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; From: Richard Henderson <richard.henderson@linaro.org> To: qemu-devel@nongnu.org Date: Tue, 16 Oct 2018 10:48:54 -0700 Message-Id: <20181016174911.9052-5-richard.henderson@linaro.org> In-Reply-To: <20181016174911.9052-1-richard.henderson@linaro.org> References: <20181016174911.9052-1-richard.henderson@linaro.org> Subject: [Qemu-devel] [PULL 04/21] tcg: plug holes in struct TCGProfile Precedence: list Cc: peter.maydell@linaro.org, "Emilio G. Cota" <cota@braap.org> Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+patch=linaro.org@nongnu.org>
Series	tcg patch queue \| expand [PULL,00/21] tcg patch queue [PULL,01/21] tcg: Implement CPU_LOG_TB_NOCHAIN during expansion [PULL,02/21] tcg: access cpu->icount_decr.u16.high with atomics [PULL,03/21] tcg: fix use of uninitialized variable under CONFIG_PROFILER [PULL,04/21] tcg: plug holes in struct TCGProfile [PULL,05/21] tcg: distribute tcg_time into TCG contexts [PULL,06/21] target/alpha: remove tlb_flush from alpha_cpu_initfn [PULL,07/21] target/unicore32: remove tlb_flush from uc32_init_fn [PULL,08/21] exec: introduce tlb_init [PULL,09/21] cputlb: fix assert_cpu_is_self macro [PULL,10/21] cputlb: serialize tlb updates with env->tlb_lock [PULL,11/21] tcg: Add tlb_index and tlb_entry helpers [PULL,12/21] tcg: Split CONFIG_ATOMIC128 [PULL,13/21] target/i386: Convert to HAVE_CMPXCHG128 [PULL,14/21] target/arm: Convert to HAVE_CMPXCHG128 [PULL,15/21] target/arm: Check HAVE_CMPXCHG128 at translate time [PULL,16/21] target/ppc: Convert to HAVE_CMPXCHG128 and HAVE_ATOMIC128 [PULL,17/21] target/s390x: Convert to HAVE_CMPXCHG128 and HAVE_ATOMIC128 [PULL,18/21] target/s390x: Split do_cdsg, do_lpq, do_stpq [PULL,19/21] target/s390x: Skip wout, cout helpers if op helper does not return [PULL,20/21] target/s390x: Check HAVE_ATOMIC128 and HAVE_CMPXCHG128 at translate [PULL,21/21] cputlb: read CPUTLBEntry.addr_write atomically

Message ID

20181016174911.9052-5-richard.henderson@linaro.org

State

Superseded

Headers

Received-SPF: pass (google.com: domain of
	qemu-devel-bounces+patch=linaro.org@nongnu.org designates
	2001:4830:134:3::11 as permitted sender)
	client-ip=2001:4830:134:3::11; 
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Date: Tue, 16 Oct 2018 10:48:54 -0700
Message-Id: <20181016174911.9052-5-richard.henderson@linaro.org>
In-Reply-To: <20181016174911.9052-1-richard.henderson@linaro.org>
References: <20181016174911.9052-1-richard.henderson@linaro.org>
Subject: [Qemu-devel] [PULL 04/21] tcg: plug holes in struct TCGProfile
Precedence: list
Cc: peter.maydell@linaro.org, "Emilio G. Cota" <cota@braap.org>
Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+patch=linaro.org@nongnu.org>

Series

tcg patch queue | expand

Commit Message

Richard Henderson Oct. 16, 2018, 5:48 p.m. UTC

From: "Emilio G. Cota" <cota@braap.org>


This plugs two 4-byte holes in 64-bit.

Signed-off-by: Emilio G. Cota <cota@braap.org>

Message-Id: <20181010144853.13005-4-cota@braap.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>

---
 tcg/tcg.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

-- 
2.17.2

diff --git a/tcg/tcg.h b/tcg/tcg.h
index f9f12378e9..d80ef2a883 100644
--- a/tcg/tcg.h
+++ b/tcg/tcg.h
@@ -633,8 +633,8 @@  typedef struct TCGProfile {
     int64_t tb_count;
     int64_t op_count; /* total insn count */
     int op_count_max; /* max insn per TB */
-    int64_t temp_count;
     int temp_count_max;
+    int64_t temp_count;
     int64_t del_op_count;
     int64_t code_in_len;
     int64_t code_out_len;

[PULL,04/21] tcg: plug holes in struct TCGProfile

Commit Message

Patch