From patchwork Sat Feb 23 02:39:55 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 159090 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp2441031jaa; Fri, 22 Feb 2019 18:40:38 -0800 (PST) X-Google-Smtp-Source: AHgI3IbJBRaIiR+KBN+JvFHsReEpZ3e0CVZYdFqMn0VNVOtWcD7tpEpUML6IVHTgUF/ZR+foDHjm X-Received: by 2002:a0d:d906:: with SMTP id b6mr5864632ywe.366.1550889638802; Fri, 22 Feb 2019 18:40:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550889638; cv=none; d=google.com; s=arc-20160816; b=ano5WM5CelrBARZJihNuRGtH37Rphm3R763CNyHsrLU2FESvfH/DwN9QiFKjYwsZAf jvLRARCBQv3Sl2of2+4hDdwMegsDiE2mkCoMpbBOQUVmnsZTRFg3mdC3VzW8F8MNccq6 J8lVApucFF8SAFcNbVNB1ch2rCJMLZI8BOGYKzw0NbKGUYOO4mN8hXWf7oQfckXXT7jo pFqp99F7phhv4K81sLhtNOklvYfLdY4fREvIRt3oCwUCwbNVl5TqVe1odr0jK5bwgFb0 D6I/iwR8eShIc+afyltmJUdHS4RIOnvrPes2hJXq3rmzD1/nCuD9So7Iun+Ztzqdrmlf e9/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=Xd+XJs977OpsIpeqRhkdr9DT8C+H7Lvg/r4UMKerwuM=; b=h0hceImLZ9pRryBbgsXEdCjwXChR0Jx7gOdkUBK5fY4Luvvo1T/xE2B8RjqAfo5H9f dd83/EcgIpTPGwwR9GA4VngMyRM9STKwsGWLY6wGzgGpszUp91+Xx6KMkHfV5l3VIGHM h7NZe/waMSJbSxRr2m2CURrxV752gqUqMnMW8ADkwENbphVZ/oMMpQAVKkqHdrDmfgBN zzQfbJsRywG/wmxX0MBmoxiF93JFYGBOl2diAm242mKNHNcx0tdwVAWV43+0f5clszP3 jyGnmfUu07L0BcT7R9R/kpzXcDdzpi3WDv4As3gOAS610YURy1gZCjl7XOxElhWZzeHW lIyw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=rPHAUNYM; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id u197si1993146ywe.206.2019.02.22.18.40.38 for (version=TLS1 cipher=AES128-SHA bits=128/128); Fri, 22 Feb 2019 18:40:38 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=rPHAUNYM; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:60033 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gxNF0-0002zy-BP for patch@linaro.org; Fri, 22 Feb 2019 21:40:38 -0500 Received: from eggs.gnu.org ([209.51.188.92]:55649) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gxNEV-0002vk-C1 for qemu-devel@nongnu.org; Fri, 22 Feb 2019 21:40:08 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gxNEU-0002aT-CG for qemu-devel@nongnu.org; Fri, 22 Feb 2019 21:40:07 -0500 Received: from mail-pg1-x52a.google.com ([2607:f8b0:4864:20::52a]:34972) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gxNEU-0002ZG-2B for qemu-devel@nongnu.org; Fri, 22 Feb 2019 21:40:06 -0500 Received: by mail-pg1-x52a.google.com with SMTP id s198so1944194pgs.2 for ; Fri, 22 Feb 2019 18:40:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Xd+XJs977OpsIpeqRhkdr9DT8C+H7Lvg/r4UMKerwuM=; b=rPHAUNYMEOCTY1CU4TldS+/8uI7pUQW0GT1Gz5xifDNjtm1XT9YwWoqB4GH1KLQNIn Wc9EB619FqJwpxRj0K2oOr9Dv3swUYzyY514dgi88NZHeL2RwIarCzbrcNW9tnegXWcj HJOAjDmlsB6hftpBuvo6+bPg2JEbH2dTrfkFFf/bzjxSpq2tG1WquQkyUfVkTWiPWfW1 Vzp4FVQTKJtEYmQR3Jci0b0cDUNWg473seUBuAvZWw9WMX1zasyRh4BKBzcVCEShZdFu r7c91DqOe7Fh0mq+4Q/2IsUUCFBRR26ETkDtxmyUjbha1S/Juyo/z2vPBX1927kaOhRg Uixg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Xd+XJs977OpsIpeqRhkdr9DT8C+H7Lvg/r4UMKerwuM=; b=rCEW4GXb65YZYOpDyDuTWR6tfhUR/uvZMv7JM/952DKQvkawhs8irhO+O25bo8ZT+a TpKPvvOiTufSoeYPHen/EtaiDyXsi2mVck/Ir196zXiXN0la4QFrq7Ic9/XwR/QNX+GQ iPGzdr+nt0x+LZBPwwooD6bFIhsxXtyKm2rjHreJVlPNk6Rkeco1L0+TNU5md4Eom2Ll ZTHk1WlLcDN+vMXmhYryC0oSybAeRxSrpzlTdAwoPjKmnErex/OrbKD6EVmBRzaVFc3B BKOY7g+HdYZLQMauC+zFceJmTZrEgOplEPOGLgiCZn4Z3JnWSW+q1KHF8Byx77Efv6qH 2R3w== X-Gm-Message-State: AHQUAua6JOlHgWuaqayKdhRbGDNr/RKiDthQbjVlS3pRMTElm8wUkhqW ihTcrkhcwmsjrJH7RFCUceUlH58FIbw= X-Received: by 2002:a63:94:: with SMTP id 142mr6879792pga.74.1550889604684; Fri, 22 Feb 2019 18:40:04 -0800 (PST) Received: from cloudburst.twiddle.net (97-113-188-82.tukw.qwest.net. [97.113.188.82]) by smtp.gmail.com with ESMTPSA id j6sm3052513pgq.33.2019.02.22.18.40.03 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 22 Feb 2019 18:40:03 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Fri, 22 Feb 2019 18:39:55 -0800 Message-Id: <20190223023957.18865-5-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 In-Reply-To: <20190223023957.18865-1-richard.henderson@linaro.org> References: <20190223023957.18865-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::52a Subject: [Qemu-devel] [RFC 4/6] target/arm: Define cortex-a75 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, alex.bennee@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- hw/arm/virt.c | 1 + target/arm/cpu64.c | 58 ++++++++++++++++++++++++++++++++++++++++++++++ 2 files changed, 59 insertions(+) -- 2.17.2 diff --git a/hw/arm/virt.c b/hw/arm/virt.c index c69a734878..06a155724c 100644 --- a/hw/arm/virt.c +++ b/hw/arm/virt.c @@ -174,6 +174,7 @@ static const char *valid_cpus[] = { ARM_CPU_TYPE_NAME("cortex-a57"), ARM_CPU_TYPE_NAME("cortex-a72"), ARM_CPU_TYPE_NAME("cortex-a73"), + ARM_CPU_TYPE_NAME("cortex-a75"), ARM_CPU_TYPE_NAME("host"), ARM_CPU_TYPE_NAME("max"), }; diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c index d34aa3af75..325e0ecf17 100644 --- a/target/arm/cpu64.c +++ b/target/arm/cpu64.c @@ -312,6 +312,63 @@ static void aarch64_a73_initfn(Object *obj) define_arm_cp_regs(cpu, cortex_aXX_cp_reginfo); } +static void aarch64_a75_initfn(Object *obj) +{ + ARMCPU *cpu = ARM_CPU(obj); + + cpu->dtb_compatible = "arm,cortex-a75"; + set_feature(&cpu->env, ARM_FEATURE_V8); + set_feature(&cpu->env, ARM_FEATURE_VFP4); + set_feature(&cpu->env, ARM_FEATURE_NEON); + set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER); + set_feature(&cpu->env, ARM_FEATURE_AARCH64); + set_feature(&cpu->env, ARM_FEATURE_CBAR_RO); + set_feature(&cpu->env, ARM_FEATURE_EL2); + set_feature(&cpu->env, ARM_FEATURE_EL3); + set_feature(&cpu->env, ARM_FEATURE_PMU); + cpu->midr = 0x413fd0a1; + cpu->revidr = 0x00000000; + cpu->reset_fpsid = 0x410340a2; + cpu->isar.mvfr0 = 0x10110222; + cpu->isar.mvfr1 = 0x13211111; + cpu->isar.mvfr2 = 0x00000043; + cpu->ctr = 0x84448004; + cpu->reset_sctlr = 0x00c50838; /* ??? can't find it in a75 trm */ + cpu->id_pfr0 = 0x00010131; + cpu->id_pfr1 = 0x00011011; + cpu->id_pfr2 = 0x00000001; + cpu->id_dfr0 = 0x04010088; + cpu->id_afr0 = 0x00000000; + cpu->id_mmfr0 = 0x10201105; + cpu->id_mmfr1 = 0x40000000; + cpu->id_mmfr2 = 0x01260000; + cpu->id_mmfr3 = 0x02122211; + cpu->isar.id_isar0 = 0x02101110; + cpu->isar.id_isar1 = 0x13112111; + cpu->isar.id_isar2 = 0x21232042; + cpu->isar.id_isar3 = 0x01112131; + cpu->isar.id_isar4 = 0x00011142; + cpu->isar.id_isar5 = 0x00011121; + cpu->isar.id_isar6 = 0x00000010; + cpu->isar.id_aa64pfr0 = 0x1100000010112222ull; + cpu->id_aa64dfr0 = 0x10305408; + cpu->isar.id_aa64isar0 = 0x10211120; + cpu->isar.id_aa64isar1 = 0x00100001; + cpu->isar.id_aa64mmfr0 = 0x00101124; + cpu->isar.id_aa64mmfr1 = 0x10212122; + cpu->isar.id_aa64mmfr2 = 0x00001011; + cpu->dbgdidr = 0x3518d000; + cpu->clidr = 0x08200023; + cpu->ccsidr[0] = 0x701fe00a; /* 32KB L1 dcache */ + cpu->ccsidr[1] = 0x201fe012; /* 48KB L1 icache */ + cpu->ccsidr[2] = 0x707fe07a; /* 1MB L2 cache */ + cpu->dcz_blocksize = 4; /* 64 bytes */ + cpu->gic_num_lrs = 4; + cpu->gic_vpribits = 5; + cpu->gic_vprebits = 5; + define_arm_cp_regs(cpu, cortex_aXX_cp_reginfo); +} + static void cpu_max_get_sve_vq(Object *obj, Visitor *v, const char *name, void *opaque, Error **errp) { @@ -433,6 +490,7 @@ static const ARMCPUInfo aarch64_cpus[] = { { .name = "cortex-a53", .initfn = aarch64_a53_initfn }, { .name = "cortex-a72", .initfn = aarch64_a72_initfn }, { .name = "cortex-a73", .initfn = aarch64_a73_initfn }, + { .name = "cortex-a75", .initfn = aarch64_a75_initfn }, { .name = "max", .initfn = aarch64_max_initfn }, { .name = NULL } };