From patchwork Mon Dec 16 11:08:31 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 181677 Delivered-To: patch@linaro.org Received: by 2002:a92:3001:0:0:0:0:0 with SMTP id x1csp4172682ile; Mon, 16 Dec 2019 03:21:51 -0800 (PST) X-Google-Smtp-Source: APXvYqzSHXvAH8q4YkWFEcqYJ4M5BdyeIJjOH5pyWotVrDIn+QVSimrgHO6Nk+lqt2okhx3eSj/G X-Received: by 2002:a05:6214:154b:: with SMTP id t11mr5597481qvw.175.1576495311145; Mon, 16 Dec 2019 03:21:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1576495311; cv=none; d=google.com; s=arc-20160816; b=eRHonAfSWRonYb3ZBV3BR9w2hEX/HIBu8XqhAAjgatRfAPqFbolgOcbjneOlsxqpIu Jb5WJ3EA/9f29vQIlQtMEdPv4USZKIek32qr0JBY5cB9sLbXYct0k7lhOhJTPNndrWF2 ubtlFpx4rOtvjQ+xPr5CRrhJ15XDIIpDLCXKGhLAYI7Kh8pulwa1ryuGL+yj6YQOltvv 2NCdx1zFIzcar9hes5qQGgAgiTtW4d6iINcZwooZbaAYtFLAEO9bPHoNfHkQNQf1CHSA 33TNK3B3BMXZT2L6JPuMPsQTQVtbcL9F9R0wsl5Dd4qblgSYLT5PGsAddvlDMN2V/Bwy cdkg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=YMTEMJh/emKVxwbHbtHlnAEduqLFBKcxuqgnspTaEPo=; b=hFO5WoLip/qPhU0iBHF7Az1X0Oe4cqmzcLXvG2b2gfSYPOXMcKRvIVhLXfHu+XCGLb 916VbF0BrN1l/7XxxXPDBvD9OmX1RW90VXl+a+7Y8eC9FubeG0kTwEyfjgI4I9EdgvqW W5QSzVpD5QWHplzZqmWtUqk5OJ7pGzu7C7TvD+XnA0OwXClzwkERWZ8mO0AXRkxIrN8V Tyw1fhUocBFXv9V/1P/Dfy5DRYfhy3NuHVstfobTP61aTTGnpziXJ1VvVYA3bBrKjHvC 6aq94u8OglwnH1e+jZHGJKmZPyevMiZ/Czo5bDFsXB7mxPWpCq8pl96we1cXgsDj2WE8 qPHw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hY+zSFho; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id m18si9802234qki.357.2019.12.16.03.21.51 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 16 Dec 2019 03:21:51 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hY+zSFho; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:51548 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1igoRi-0006Dr-3w for patch@linaro.org; Mon, 16 Dec 2019 06:21:50 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:50737) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1igoFW-0007RR-86 for qemu-devel@nongnu.org; Mon, 16 Dec 2019 06:09:15 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1igoFS-0007YC-63 for qemu-devel@nongnu.org; Mon, 16 Dec 2019 06:09:12 -0500 Received: from mail-wr1-x444.google.com ([2a00:1450:4864:20::444]:35598) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1igoFS-0007Xe-0C for qemu-devel@nongnu.org; Mon, 16 Dec 2019 06:09:10 -0500 Received: by mail-wr1-x444.google.com with SMTP id g17so6736382wro.2 for ; Mon, 16 Dec 2019 03:09:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=YMTEMJh/emKVxwbHbtHlnAEduqLFBKcxuqgnspTaEPo=; b=hY+zSFhon4ZaEkZild+FK7ostL8Qbx+iMZpglJVYtq2zuCIjGuu5VyDD9fWONGXsQi dkbAdLGYjjQO5VeSPy40oORjyRLZZjhGgs7apCUv4TuhWqkKAPeI1+vbIR5K94yg3Be9 eUYb2qcZ6sF+ltSD+dWmOopZFcCoVb6ULsN/FbGhAPLB2eXz95OTMHmKxn2R0lTd4pnu uZOPSxD/MD9mtJD4dfuaG+jhnpxabztOWupemdkr6+rfAcs9SERu7KRpKD+cADdnti+t cPNY2JKh8pOtHYr/kySFtWtHn+/TvGnDtwBiicHxj6V+kvKpZopYf+L35oawIOm5XJLm Q6TQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=YMTEMJh/emKVxwbHbtHlnAEduqLFBKcxuqgnspTaEPo=; b=EFktFZuI8/P3Owp1iVmQGeV+IxCdoH5uzb4bINhbgXqKaCJOCWZdX9Dr/kRgMYCxWN iK8/7ccUX7e6cvlY2KCXNb2xnEzbgvBVKfi2DfeyYW301UL2yL6RajmW7DvcgCu42StW upbYtC97itq81KAyxeVZ1IQfDoFrj4jjv57KA0TW9Z4x5aLa2PStEVm5fLkXAYMlWmi4 shmui3704w/s7l4tHwCWlf2uO8sxyj2EsnWveWolf51GI5OvzGa1ZxuPjTEdzBzianK0 kOhNAKlGuhI2PJ1Wn1+jeuYajj8Kf/jSZLiGcCjG5WZ6Dsdb6Tm9JO7Dr9TOi2j9GauR p1nA== X-Gm-Message-State: APjAAAVGlRrt7yWJ/od+pJH0E3PqHWI8zwHSk0yvi26AfMNz2HqoXYTo VT7sr1r9elaJxbqo6Wnju7JWHLVIrPlWuA== X-Received: by 2002:a5d:65c5:: with SMTP id e5mr29450377wrw.311.1576494548852; Mon, 16 Dec 2019 03:09:08 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id x10sm20976131wrp.58.2019.12.16.03.09.07 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Dec 2019 03:09:08 -0800 (PST) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 01/34] target/arm: Add support for cortex-m7 CPU Date: Mon, 16 Dec 2019 11:08:31 +0000 Message-Id: <20191216110904.30815-2-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20191216110904.30815-1-peter.maydell@linaro.org> References: <20191216110904.30815-1-peter.maydell@linaro.org> MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::444 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" From: Christophe Lyon This is derived from cortex-m4 description, adding DP support and FPv5 instructions with the corresponding flags in isar and mvfr2. Checked that it could successfully execute vrinta.f32 s15, s15 while cortex-m4 emulation rejects it with "illegal instruction". Signed-off-by: Christophe Lyon Reviewed-by: Alex Bennée Reviewed-by: Peter Maydell Message-id: 20191025090841.10299-1-christophe.lyon@linaro.org Signed-off-by: Peter Maydell --- target/arm/cpu.c | 33 +++++++++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) -- 2.20.1 diff --git a/target/arm/cpu.c b/target/arm/cpu.c index 7a4ac9339bf..dd51adac059 100644 --- a/target/arm/cpu.c +++ b/target/arm/cpu.c @@ -1975,6 +1975,37 @@ static void cortex_m4_initfn(Object *obj) cpu->isar.id_isar6 = 0x00000000; } +static void cortex_m7_initfn(Object *obj) +{ + ARMCPU *cpu = ARM_CPU(obj); + + set_feature(&cpu->env, ARM_FEATURE_V7); + set_feature(&cpu->env, ARM_FEATURE_M); + set_feature(&cpu->env, ARM_FEATURE_M_MAIN); + set_feature(&cpu->env, ARM_FEATURE_THUMB_DSP); + set_feature(&cpu->env, ARM_FEATURE_VFP4); + cpu->midr = 0x411fc272; /* r1p2 */ + cpu->pmsav7_dregion = 8; + cpu->isar.mvfr0 = 0x10110221; + cpu->isar.mvfr1 = 0x12000011; + cpu->isar.mvfr2 = 0x00000040; + cpu->id_pfr0 = 0x00000030; + cpu->id_pfr1 = 0x00000200; + cpu->id_dfr0 = 0x00100000; + cpu->id_afr0 = 0x00000000; + cpu->id_mmfr0 = 0x00100030; + cpu->id_mmfr1 = 0x00000000; + cpu->id_mmfr2 = 0x01000000; + cpu->id_mmfr3 = 0x00000000; + cpu->isar.id_isar0 = 0x01101110; + cpu->isar.id_isar1 = 0x02112000; + cpu->isar.id_isar2 = 0x20232231; + cpu->isar.id_isar3 = 0x01111131; + cpu->isar.id_isar4 = 0x01310132; + cpu->isar.id_isar5 = 0x00000000; + cpu->isar.id_isar6 = 0x00000000; +} + static void cortex_m33_initfn(Object *obj) { ARMCPU *cpu = ARM_CPU(obj); @@ -2559,6 +2590,8 @@ static const ARMCPUInfo arm_cpus[] = { .class_init = arm_v7m_class_init }, { .name = "cortex-m4", .initfn = cortex_m4_initfn, .class_init = arm_v7m_class_init }, + { .name = "cortex-m7", .initfn = cortex_m7_initfn, + .class_init = arm_v7m_class_init }, { .name = "cortex-m33", .initfn = cortex_m33_initfn, .class_init = arm_v7m_class_init }, { .name = "cortex-r5", .initfn = cortex_r5_initfn },