From patchwork Fri Feb 5 17:00:18 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 376965 Delivered-To: patch@linaro.org Received: by 2002:a02:b18a:0:0:0:0:0 with SMTP id t10csp2499993jah; Fri, 5 Feb 2021 10:21:01 -0800 (PST) X-Google-Smtp-Source: ABdhPJw301U5oFVxdF6Yl7kI+xWMUffFwKOiuleKP9EE6L5LrCb7vhMmmbFYDFEYg58aeBXVTVJ3 X-Received: by 2002:a25:a288:: with SMTP id c8mr8040792ybi.516.1612549261204; Fri, 05 Feb 2021 10:21:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612549261; cv=none; d=google.com; s=arc-20160816; b=b4TzTtVqmKm2G8m248KSNoR1sX0hprBMrdZWxPGskNKIGMBaDHGI9Gh84tSrMefP9H 2yQdXaA+49xXqW47nEZx8ptmKJnWdlBxaf87UlH10H8oQjLrUamo9oC+7e/EkdAO5D47 mEpN8S7+XJgwYrG84RNMOJR/ph/VfkRpnDDI8N7732o0698S1HWKYJKKizKOh1zvg01k 91HOiWvfBmHSMuan/u87NvnYoH0cALtb5/JxajdgQe6TvPUbggyq3kutnCjjz9SFiRUK FfZoQKdg8d1TZeTSsTXq3IhKu3WeYSGIIRmN9M4icZb6HFfqGIGAmIFFSOC9X30EosiH iBmQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=saCU3fNa93sGe02vfYgHjxSHpcdvDyRLS+pyj+1uZRs=; b=IccR/SwIQT92oALrqv1vDGHIG6BOC+kdRf/dy578o/hqmwSgyv3XAqUd764jfVzgrP /YMTl1ubhx1Qos+TD5jJYTAz3/AnjctcmPP5sS2YGxmpARPMHewrD4PzblEydZQAK1fa 8C8CwEUFSEnIA8V0MrHCFeGmReRYQAgX2uZ9EhoBlwAt/9CGNOIr8xVrxMbqVBzlDjxC yZ80E6AjhkPQ2BgAZ5/uXWf/A5R8n0/70oPDjbruTPR81/jkoWiX03mTBvixS2SiXhoL qRkp3h9DNJrkGK2dlWeGxUoCz0eK/JQk1WerZ2bnPn6Q1HD68pGhHh0pQ9KIVwE3nwyd 35UQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Vqi0kulH; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id x63si10474675ybc.14.2021.02.05.10.21.01 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 05 Feb 2021 10:21:01 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Vqi0kulH; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:39844 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1l85j2-0003AG-Ls for patch@linaro.org; Fri, 05 Feb 2021 13:21:00 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:46466) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1l84Ts-00071d-Qn for qemu-devel@nongnu.org; Fri, 05 Feb 2021 12:01:16 -0500 Received: from mail-wr1-x436.google.com ([2a00:1450:4864:20::436]:33532) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1l84TS-00047W-Rx for qemu-devel@nongnu.org; Fri, 05 Feb 2021 12:01:16 -0500 Received: by mail-wr1-x436.google.com with SMTP id 7so8520725wrz.0 for ; Fri, 05 Feb 2021 09:00:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=saCU3fNa93sGe02vfYgHjxSHpcdvDyRLS+pyj+1uZRs=; b=Vqi0kulHOqCCVtlemY34va18uaiYFHQQR5y+nmjaIJT5o7eW4bn/r7gMBzWWgofvYV hW1+i67RTEeQAqhivgNzte/6UqMhoJSh5MeEC1Ta0znzvTyNUSd8QGW8jP8DVjvaOVIu gTHKOPGZ5/vE1Ds2nYOR3ahc+1eSnLH1yKjuEOMSlVXKHgxQt9UFvtAn//8fVYSNEBlf b8/4nbRoR6EOJRmFDG5NW9cmoKtNDIq/S6GhfY9qzLaBroLdv3Juz9kNQYs8DLdpMs0R e5AZX0SUakA7IrRp/B4OYg6+XlA6SOTjoe3lQp7D5xuDed9pAf+8lDpl6DmTeVtTkYMJ GSMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=saCU3fNa93sGe02vfYgHjxSHpcdvDyRLS+pyj+1uZRs=; b=SXI36a6vL99fT5jf49xIzcxzSGAOvZ0BSsbX+MJpj0fdiXd976P7oV07Qyj01CZnL/ lTRFdGuo2mekaJsb6DCtb0Q7RnGgCGV6mvgWejf1gEKRW/IeJL9l44JieplT8TNkEYao DkDnPJB1v0UVBvb/bbxRpXbdPmBfoMQpIoFC/Oxx/tGugU68EE7yCKHEY3055lIOSIAv MDzlJecXNhRyVkSp3xIoi8u32t4qSldrdJ1wxCTIJ1afoP0bwPkp+H8MdNquQp1hSlcD Dk3rfRLPn0CSNzkmLoJq8lBjq+qXLhHhz64mFR4B6hzeqwLgeCD1xSzMm5YLtG+Twn9k mYMw== X-Gm-Message-State: AOAM531lv2blUDK3nJP5kZADEQKIWhGwaUJml2xLbvWx2+nteY8nVLp3 B3GyPCfDjQwivtxom9uGocbu3w== X-Received: by 2002:adf:decf:: with SMTP id i15mr6010264wrn.405.1612544440245; Fri, 05 Feb 2021 09:00:40 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id l11sm12200010wrt.23.2021.02.05.09.00.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Feb 2021 09:00:39 -0800 (PST) From: Peter Maydell To: qemu-arm@nongnu.org, qemu-devel@nongnu.org Subject: [PATCH 23/24] docs/system/arm/mps2.rst: Document the new mps3-an524 board Date: Fri, 5 Feb 2021 17:00:18 +0000 Message-Id: <20210205170019.25319-24-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210205170019.25319-1-peter.maydell@linaro.org> References: <20210205170019.25319-1-peter.maydell@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::436; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x436.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Add brief documentation of the new mps3-an524 board. Signed-off-by: Peter Maydell --- docs/system/arm/mps2.rst | 24 ++++++++++++++++++------ 1 file changed, 18 insertions(+), 6 deletions(-) -- 2.20.1 Reviewed-by: Philippe Mathieu-Daudé diff --git a/docs/system/arm/mps2.rst b/docs/system/arm/mps2.rst index 8c5b5f1fe07..601ccea15cb 100644 --- a/docs/system/arm/mps2.rst +++ b/docs/system/arm/mps2.rst @@ -1,12 +1,15 @@ -Arm MPS2 boards (``mps2-an385``, ``mps2-an386``, ``mps2-an500``, ``mps2-an505``, ``mps2-an511``, ``mps2-an521``) -================================================================================================================ +Arm MPS2 and MPS3 boards (``mps2-an385``, ``mps2-an386``, ``mps2-an500``, ``mps2-an505``, ``mps2-an511``, ``mps2-an521``, ``mps3-an524``) +========================================================================================================================================= These board models all use Arm M-profile CPUs. -The Arm MPS2 and MPS2+ dev boards are FPGA based (the 2+ has a bigger -FPGA but is otherwise the same as the 2). Since the CPU itself -and most of the devices are in the FPGA, the details of the board -as seen by the guest depend significantly on the FPGA image. +The Arm MPS2, MPS2+ and MPS3 dev boards are FPGA based (the 2+ has a +bigger FPGA but is otherwise the same as the 2; the 3 has a bigger +FPGA again, can handle 4GB of RAM and has a USB controller and QSPI flash). + +Since the CPU itself and most of the devices are in the FPGA, the +details of the board as seen by the guest depend significantly on the +FPGA image. QEMU models the following FPGA images: @@ -22,12 +25,21 @@ QEMU models the following FPGA images: Cortex-M3 'DesignStart' as documented in Arm Application Note AN511 ``mps2-an521`` Dual Cortex-M33 as documented in Arm Application Note AN521 +``mps3-an524`` + Dual Cortex-M33 on an MPS3, as documented in Arm Application Note AN524 Differences between QEMU and real hardware: - AN385/AN386 remapping of low 16K of memory to either ZBT SSRAM1 or to block RAM is unimplemented (QEMU always maps this to ZBT SSRAM1, as if zbt_boot_ctrl is always zero) +- AN524 remapping of low memory to either BRAM or to QSPI flash is + unimplemented (QEMU always maps this to BRAM, ignoring the + SCC CFG_REG0 memory-remap bit) - QEMU provides a LAN9118 ethernet rather than LAN9220; the only guest visible difference is that the LAN9118 doesn't support checksum offloading +- QEMU does not model the QSPI flash in MPS3 boards as real QSPI + flash, but only as simple ROM, so attempting to rewrite the flash + from the guest will fail +- QEMU does not model the USB controller in MPS3 boards