From patchwork Fri Apr 30 20:26:10 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 429916 Delivered-To: patch@linaro.org Received: by 2002:a02:c901:0:0:0:0:0 with SMTP id t1csp821548jao; Fri, 30 Apr 2021 14:48:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxCVUW5WOruL3fbsovM7GuzuCSCKjZAUMn0CYq4LootHx4n8mbTrRReqfY8aDxYjHgfJZCm X-Received: by 2002:a05:6808:14c8:: with SMTP id f8mr13045848oiw.55.1619819303781; Fri, 30 Apr 2021 14:48:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1619819303; cv=none; d=google.com; s=arc-20160816; b=bKdBvShzUFPILRU0SN84gNdIEu1ITMhloMC3LVq2StVtCA53BM5OJsm3lR3dsNfy28 UNwJjZRIlozx1vvJTXdox9pDF/8RKFoqfTticFv5oT00eRursWk1GLL+ybLrGkqyAwm6 wX3t2IFybRbKvF0yGceojBkz7bYy+URc769s+6ELoZ6RnejbgStsQlVOLjfT41aJfpGW XdBW0B9vsCV6Vb+PVI43fUvtOnfEG+fG1GTabTqQZlyi7Fi0EnqkPASWBWTBdL0y5DYe 0dw+RjxWe+Vg+uYxLN/u0VIy1tAa1RH0df89v4u5DcinVlLbqag7qWSLVQpTBXpHnVtl qtBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=0MbRdnRJn0x9uVTH+qro7/oyKU7eLBQcZeSxN6NVvH4=; b=WF7jakKDCABHLnWSe8tP3c6xYoRSHPgVojWB7PcKR0Nlud0ApqdqPDRqg+yOir8lhM RocEL1MwyZDde+C8SdUE8jD1+si1cVp2hOYdcucSAsQo4+2svl276YfOjjIgSWvaTDtk BmG9ExBog/zNk9pCKrj7xNevLpRjt9CGXvss/CaLLtsrG2tyoltm6oScJqGQxhH05USA pdzqeI5gRyPYEqABxHNjupGr9/v4rWemKGJ1Mj2U6KdMwWbDI8CYho+7FFChWt0U1vVQ EFkABSJkDMW+Ke9h2axRfJ8p5AGapnUsjW24/rXb0neatmJzSMQeu8tVjeBLIgzHjpN4 xtow== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=F+SFglPe; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id s4si4594076otq.39.2021.04.30.14.48.23 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 30 Apr 2021 14:48:23 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=F+SFglPe; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:33074 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lcazn-000536-7L for patch@linaro.org; Fri, 30 Apr 2021 17:48:23 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:54358) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lcZpA-0006n7-1P for qemu-devel@nongnu.org; Fri, 30 Apr 2021 16:33:20 -0400 Received: from mail-pj1-x1031.google.com ([2607:f8b0:4864:20::1031]:35783) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lcZot-0000s6-NZ for qemu-devel@nongnu.org; Fri, 30 Apr 2021 16:33:17 -0400 Received: by mail-pj1-x1031.google.com with SMTP id h14-20020a17090aea8eb02901553e1cc649so2392343pjz.0 for ; Fri, 30 Apr 2021 13:33:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=0MbRdnRJn0x9uVTH+qro7/oyKU7eLBQcZeSxN6NVvH4=; b=F+SFglPeAJACCHKXIlweuKO6pSv5yG7lT733zNeN4pdwHcJj5R7V860HrPZTh42ZBB pSfX+5LyPhGStoSrV75UOTBRoIUjosZwOlEPnaitPaAVKVQ/zDdfgoSli/OD32gkhEKl J4tS5paOK/yvcoftJ3pJkhplCI5M07gbvXNoqdVfcnTuTZhvg41WqPo8mwL29mZJjeYm jKbS+xTEijDvz2dtk9zTr5erHhJ6mMhQ+dahC9IqutIaqsz9wXWcHajJCh9fwETx+5L3 Bn88bk4kVTHxAxphHdcBS+XlUlN9n1l4mQtVmM86W7/SdGAIHn93p82FvmsayBItqsyG oJng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=0MbRdnRJn0x9uVTH+qro7/oyKU7eLBQcZeSxN6NVvH4=; b=R+VQBWzX8SAlzvqnzv4ltQrmAfTjmoFqy7h//04DHsSOPSU92KT3KyYJdUfzpQcPyg PFkNQ15bbmFy9DUJo0kwJVL7kwDpLRp3unyaHbk/uz9PyZbZk3VbUm0h9tyyQRtQCxha P1s9nfMy1jgLqjfJ9P5j3AoEIetHU82SHF/GKNTIK16QUFM7NBIpN9ihcdxERSq2y8Kk vULGW92NVsGT7eWCC0l5umBINyvGs0pNv+T9ofBORncE2Etyy7NQnVn4A6lAtKi6r4S/ MkXn+NpA/J76jGbE4hjABK/xNzGsTKfIxRbjdXbcVBpF9Gs2mCml4YtMxH1PiAgZnAHb 6mmQ== X-Gm-Message-State: AOAM530wzRMucqZ6C3QGdPv3cOBRlBr7QIYhhy0eDfA0ZX1/qnm+VrfW 53ipsk/yJTipieEPzrCoA8t2ngwjAzhBBg== X-Received: by 2002:a17:90a:d184:: with SMTP id fu4mr16447281pjb.79.1619814782517; Fri, 30 Apr 2021 13:33:02 -0700 (PDT) Received: from localhost.localdomain ([71.212.144.24]) by smtp.gmail.com with ESMTPSA id q23sm3792511pgt.42.2021.04.30.13.33.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 Apr 2021 13:33:02 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v6 82/82] target/arm: Enable SVE2 and related extensions Date: Fri, 30 Apr 2021 13:26:10 -0700 Message-Id: <20210430202610.1136687-83-richard.henderson@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210430202610.1136687-1-richard.henderson@linaro.org> References: <20210430202610.1136687-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::1031; envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x1031.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qemu-arm@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- target/arm/cpu.c | 1 + target/arm/cpu64.c | 13 +++++++++++++ 2 files changed, 14 insertions(+) -- 2.25.1 diff --git a/target/arm/cpu.c b/target/arm/cpu.c index 0dd623e590..30fd5d5ff7 100644 --- a/target/arm/cpu.c +++ b/target/arm/cpu.c @@ -1464,6 +1464,7 @@ static void arm_cpu_realizefn(DeviceState *dev, Error **errp) u = cpu->isar.id_isar6; u = FIELD_DP32(u, ID_ISAR6, JSCVT, 0); + u = FIELD_DP32(u, ID_ISAR6, I8MM, 0); cpu->isar.id_isar6 = u; u = cpu->isar.mvfr0; diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c index f0a9e968c9..379f90fab8 100644 --- a/target/arm/cpu64.c +++ b/target/arm/cpu64.c @@ -662,6 +662,7 @@ static void aarch64_max_initfn(Object *obj) t = FIELD_DP64(t, ID_AA64ISAR1, SPECRES, 1); t = FIELD_DP64(t, ID_AA64ISAR1, FRINTTS, 1); t = FIELD_DP64(t, ID_AA64ISAR1, LRCPC, 2); /* ARMv8.4-RCPC */ + t = FIELD_DP64(t, ID_AA64ISAR1, I8MM, 1); cpu->isar.id_aa64isar1 = t; t = cpu->isar.id_aa64pfr0; @@ -702,6 +703,17 @@ static void aarch64_max_initfn(Object *obj) t = FIELD_DP64(t, ID_AA64MMFR2, ST, 1); /* TTST */ cpu->isar.id_aa64mmfr2 = t; + t = cpu->isar.id_aa64zfr0; + t = FIELD_DP64(t, ID_AA64ZFR0, SVEVER, 1); + t = FIELD_DP64(t, ID_AA64ZFR0, AES, 2); /* PMULL */ + t = FIELD_DP64(t, ID_AA64ZFR0, BITPERM, 1); + t = FIELD_DP64(t, ID_AA64ZFR0, SHA3, 1); + t = FIELD_DP64(t, ID_AA64ZFR0, SM4, 1); + t = FIELD_DP64(t, ID_AA64ZFR0, I8MM, 1); + t = FIELD_DP64(t, ID_AA64ZFR0, F32MM, 1); + t = FIELD_DP64(t, ID_AA64ZFR0, F64MM, 1); + cpu->isar.id_aa64zfr0 = t; + /* Replicate the same data to the 32-bit id registers. */ u = cpu->isar.id_isar5; u = FIELD_DP32(u, ID_ISAR5, AES, 2); /* AES + PMULL */ @@ -718,6 +730,7 @@ static void aarch64_max_initfn(Object *obj) u = FIELD_DP32(u, ID_ISAR6, FHM, 1); u = FIELD_DP32(u, ID_ISAR6, SB, 1); u = FIELD_DP32(u, ID_ISAR6, SPECRES, 1); + u = FIELD_DP32(u, ID_ISAR6, I8MM, 1); cpu->isar.id_isar6 = u; u = cpu->isar.id_pfr0;