From patchwork Thu Mar 3 19:15:43 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 547795 Delivered-To: patch@linaro.org Received: by 2002:a05:6000:3c7:0:0:0:0 with SMTP id b7csp1178642wrg; Thu, 3 Mar 2022 11:20:18 -0800 (PST) X-Google-Smtp-Source: ABdhPJyDo3JfOfiwko66cVcX4GdPelxvhef/b2s67yq4vKNfsbtusg5cRIEPeWXiFn8981qsr1Ls X-Received: by 2002:a05:690c:105:b0:2dc:2c33:b6b1 with SMTP id bd5-20020a05690c010500b002dc2c33b6b1mr7254457ywb.72.1646335217822; Thu, 03 Mar 2022 11:20:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1646335217; cv=none; d=google.com; s=arc-20160816; b=GYaZ5OqlHUw12Onprhm6KceXBBaYDOy9RSUrygSSrDJY1UbymTgwpIKbGcj0/nkONQ yp2vUmywWozw8JNeeZudmrqq8qBlMShVwoHQOIdFO/ULRsjipngIOMgw5s3C4gZcTJ04 H/u54N/c5Hj8NbVzcbY+QhO0bkOq2EOLFg1YaaUVSWNI9CCxBdai7wwm26mWVAy0yspg IoHoUANA74FimYRm3GBQKbeQ1DQWOtF1xmRFzMxftI8rwXdhnOTq9JckkzasmVOvl7Vc 2AkiZ+BSYYILGB3yqy6CQjlZmJn9m9UnWXGngEBGMOQlMoearpoNH0bTdhDXTJa1zH8L Delw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=eYMPBK8uImUtEf60mqBA0vpSt2l5oNERr0mQgdkY/9s=; b=1A9DhVnGLqgNT0T6GBCnLzLrsLATNPebTguP0+5HdMXRKPzBrDukcNuS2vabewuLm1 c+FI9tatTchFzdd18tld2w24gyJOrtcl4a2GHFDqjPViKGg+vh1UDapQVKekq+mfEE2u qKzeyioOo9j+wVnlJ2VWsiovYGT47U6ShcIylvqIm/ZhH4xXTYYhofbUcO7g51lXWCGe fxa86tl/UwXyL3aLyDUwggw7B6TgOz5Tm99hfAx4cYbUXk3qq1wBmxJA+zcWhqu6sVIe pgHrRABnyX4u5M8d3QOhBw6LvzoO+xELvG/rnd1ogdWr9lxMTuiS3iPdh2tEP+gmNxIM iIkA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=kqh4zXoS; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d19-20020a25bc53000000b006286582e11csi2788749ybk.322.2022.03.03.11.20.17 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 03 Mar 2022 11:20:17 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=kqh4zXoS; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:33850 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1nPqzp-0004GY-6q for patch@linaro.org; Thu, 03 Mar 2022 14:20:17 -0500 Received: from eggs.gnu.org ([209.51.188.92]:59986) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1nPqvo-0001qk-DK for qemu-devel@nongnu.org; Thu, 03 Mar 2022 14:16:08 -0500 Received: from [2607:f8b0:4864:20::533] (port=39737 helo=mail-pg1-x533.google.com) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1nPqvk-0007SM-0E for qemu-devel@nongnu.org; Thu, 03 Mar 2022 14:16:07 -0500 Received: by mail-pg1-x533.google.com with SMTP id 195so5461867pgc.6 for ; Thu, 03 Mar 2022 11:15:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=eYMPBK8uImUtEf60mqBA0vpSt2l5oNERr0mQgdkY/9s=; b=kqh4zXoSucppFDZzorR9VmtyuwDk+wZFTR46pccKn45uGw9xbCvRD7lktc5gtRNEwx w3moOjeWVxlx1l1g41iP1cC1QyCulXhXfK4Y07D7J3/CbZWadAWARHNAFr+Q1yuYkXXV HOmFxtrv178UrXvrG5O4M621iAm8tqYy9Onau5lTJIYSY8f3TWVmTYuhuoBpvJDiKZ7D 1fvfcxbNO4qwvgZCBBiPxc6C9DFhgPs30QxuRL1Z44O/7cySVstCwQrx5RHrzkGnYW2g mEl9AxVgKDovxDfwn5N111IFhZtdNsUHe6ZB9YuDixlGfEIeRYdl/emxVNETbISjJ0eT RksA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=eYMPBK8uImUtEf60mqBA0vpSt2l5oNERr0mQgdkY/9s=; b=jjPQIjV0ysssuZBPuSyOoI4L5Mxu1G2KsYUUrs7IVe0c0eGZYLjWkO6RDwtcWhQMrj W0d7dz8fJYbnT0ToS0CBfBkd3P3lLEF6oOTzt3YNo/43ilzn+k4vuvRLDLJXBybdeAQy UJGX03lVdnqoY59oiiiIuVXDzS4Rv2lcagEsOHPseyOdDQfuvnEaNF6m032tPT7KhS0P iBTb5RPNcQny1pmH3yfigq7NNCcoYksOyo90bdEbsBqjFtH/mSU2UjqPipNHLQGwEp3b mWuhvasVTQtoyoCl4ikD/CI/swhqmNJnjKICZqJMgetDfm9SHy55MpH0gOXWI/xuswq0 Rlug== X-Gm-Message-State: AOAM532Fzd9tuO+ki8x4jU3T8+T9+J6YwmZHNxcnrGE+updpUlEOCOLG aAPKoEj8d/CEORxs3aHXnLo3f6WXyRWa/g== X-Received: by 2002:a05:6a00:1a07:b0:4f3:eba5:42ae with SMTP id g7-20020a056a001a0700b004f3eba542aemr28207748pfv.53.1646334955438; Thu, 03 Mar 2022 11:15:55 -0800 (PST) Received: from localhost.localdomain (2603-800c-1201-c600-119c-490c-a4ee-08e8.res6.spectrum.com. [2603:800c:1201:c600:119c:490c:a4ee:8e8]) by smtp.gmail.com with ESMTPSA id u25-20020a62ed19000000b004f140515d56sm3318043pfh.46.2022.03.03.11.15.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 03 Mar 2022 11:15:54 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v3 1/9] tcg: Add TCG_TARGET_SIGNED_ADDR32 Date: Thu, 3 Mar 2022 09:15:43 -1000 Message-Id: <20220303191551.466631-2-richard.henderson@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220303191551.466631-1-richard.henderson@linaro.org> References: <20220303191551.466631-1-richard.henderson@linaro.org> MIME-Version: 1.0 X-Host-Lookup-Failed: Reverse DNS lookup failed for 2607:f8b0:4864:20::533 (failed) Received-SPF: pass client-ip=2607:f8b0:4864:20::533; envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x533.google.com X-Spam_score_int: -6 X-Spam_score: -0.7 X-Spam_bar: / X-Spam_report: (-0.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, PDS_HP_HELO_NORDNS=0.659, RCVD_IN_DNSWL_NONE=-0.0001, RDNS_NONE=0.793, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: WANG Xuerui , Alistair Francis , =?utf-8?q?Alex_Benn=C3=A9e?= , =?utf-8?q?Philippe_M?= =?utf-8?q?athieu-Daud=C3=A9?= Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Define as 0 for all tcg hosts. Put this in a separate header, because we'll want this in places that do not ordinarily have access to all of tcg/tcg.h. Reviewed-by: WANG Xuerui Reviewed-by: Alex Bennée Reviewed-by: Philippe Mathieu-Daudé Reviewed-by: Alistair Francis Signed-off-by: Richard Henderson --- tcg/aarch64/tcg-target-sa32.h | 1 + tcg/arm/tcg-target-sa32.h | 1 + tcg/i386/tcg-target-sa32.h | 1 + tcg/loongarch64/tcg-target-sa32.h | 1 + tcg/mips/tcg-target-sa32.h | 1 + tcg/ppc/tcg-target-sa32.h | 1 + tcg/riscv/tcg-target-sa32.h | 1 + tcg/s390x/tcg-target-sa32.h | 1 + tcg/sparc/tcg-target-sa32.h | 1 + tcg/tci/tcg-target-sa32.h | 1 + tcg/tcg.c | 4 ++++ 11 files changed, 14 insertions(+) create mode 100644 tcg/aarch64/tcg-target-sa32.h create mode 100644 tcg/arm/tcg-target-sa32.h create mode 100644 tcg/i386/tcg-target-sa32.h create mode 100644 tcg/loongarch64/tcg-target-sa32.h create mode 100644 tcg/mips/tcg-target-sa32.h create mode 100644 tcg/ppc/tcg-target-sa32.h create mode 100644 tcg/riscv/tcg-target-sa32.h create mode 100644 tcg/s390x/tcg-target-sa32.h create mode 100644 tcg/sparc/tcg-target-sa32.h create mode 100644 tcg/tci/tcg-target-sa32.h diff --git a/tcg/aarch64/tcg-target-sa32.h b/tcg/aarch64/tcg-target-sa32.h new file mode 100644 index 0000000000..cb185b1526 --- /dev/null +++ b/tcg/aarch64/tcg-target-sa32.h @@ -0,0 +1 @@ +#define TCG_TARGET_SIGNED_ADDR32 0 diff --git a/tcg/arm/tcg-target-sa32.h b/tcg/arm/tcg-target-sa32.h new file mode 100644 index 0000000000..cb185b1526 --- /dev/null +++ b/tcg/arm/tcg-target-sa32.h @@ -0,0 +1 @@ +#define TCG_TARGET_SIGNED_ADDR32 0 diff --git a/tcg/i386/tcg-target-sa32.h b/tcg/i386/tcg-target-sa32.h new file mode 100644 index 0000000000..cb185b1526 --- /dev/null +++ b/tcg/i386/tcg-target-sa32.h @@ -0,0 +1 @@ +#define TCG_TARGET_SIGNED_ADDR32 0 diff --git a/tcg/loongarch64/tcg-target-sa32.h b/tcg/loongarch64/tcg-target-sa32.h new file mode 100644 index 0000000000..cb185b1526 --- /dev/null +++ b/tcg/loongarch64/tcg-target-sa32.h @@ -0,0 +1 @@ +#define TCG_TARGET_SIGNED_ADDR32 0 diff --git a/tcg/mips/tcg-target-sa32.h b/tcg/mips/tcg-target-sa32.h new file mode 100644 index 0000000000..cb185b1526 --- /dev/null +++ b/tcg/mips/tcg-target-sa32.h @@ -0,0 +1 @@ +#define TCG_TARGET_SIGNED_ADDR32 0 diff --git a/tcg/ppc/tcg-target-sa32.h b/tcg/ppc/tcg-target-sa32.h new file mode 100644 index 0000000000..cb185b1526 --- /dev/null +++ b/tcg/ppc/tcg-target-sa32.h @@ -0,0 +1 @@ +#define TCG_TARGET_SIGNED_ADDR32 0 diff --git a/tcg/riscv/tcg-target-sa32.h b/tcg/riscv/tcg-target-sa32.h new file mode 100644 index 0000000000..cb185b1526 --- /dev/null +++ b/tcg/riscv/tcg-target-sa32.h @@ -0,0 +1 @@ +#define TCG_TARGET_SIGNED_ADDR32 0 diff --git a/tcg/s390x/tcg-target-sa32.h b/tcg/s390x/tcg-target-sa32.h new file mode 100644 index 0000000000..cb185b1526 --- /dev/null +++ b/tcg/s390x/tcg-target-sa32.h @@ -0,0 +1 @@ +#define TCG_TARGET_SIGNED_ADDR32 0 diff --git a/tcg/sparc/tcg-target-sa32.h b/tcg/sparc/tcg-target-sa32.h new file mode 100644 index 0000000000..cb185b1526 --- /dev/null +++ b/tcg/sparc/tcg-target-sa32.h @@ -0,0 +1 @@ +#define TCG_TARGET_SIGNED_ADDR32 0 diff --git a/tcg/tci/tcg-target-sa32.h b/tcg/tci/tcg-target-sa32.h new file mode 100644 index 0000000000..cb185b1526 --- /dev/null +++ b/tcg/tci/tcg-target-sa32.h @@ -0,0 +1 @@ +#define TCG_TARGET_SIGNED_ADDR32 0 diff --git a/tcg/tcg.c b/tcg/tcg.c index 33a97eabdb..8c131293fe 100644 --- a/tcg/tcg.c +++ b/tcg/tcg.c @@ -61,6 +61,10 @@ #include "exec/log.h" #include "tcg/tcg-ldst.h" #include "tcg-internal.h" +#include "tcg-target-sa32.h" + +/* Sanity check for TCG_TARGET_SIGNED_ADDR32. */ +QEMU_BUILD_BUG_ON(TCG_TARGET_REG_BITS == 32 && TCG_TARGET_SIGNED_ADDR32); #ifdef CONFIG_TCG_INTERPRETER #include