From patchwork Tue Apr 12 00:33:18 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 559972 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:6886:0:0:0:0 with SMTP id m6csp2973618map; Mon, 11 Apr 2022 17:51:57 -0700 (PDT) X-Google-Smtp-Source: ABdhPJywNSXMgIosMAOSR174jNd8bQftTFYKhrYHPEpx/AxmEwXopXzLAnVrTDBgj4hqQfNl1xSC X-Received: by 2002:a05:6902:1502:b0:63d:4d6f:dc1 with SMTP id q2-20020a056902150200b0063d4d6f0dc1mr24210332ybu.140.1649724717695; Mon, 11 Apr 2022 17:51:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649724717; cv=none; d=google.com; s=arc-20160816; b=co6pGwRN8DvXyCm+ibpRaDs9AUy/edHurlFHPsn/478WEPYhGlNTJVkhMbJfxnWsoR Ve/rxb6IK90kQyTaU6gEA94z7O9UpY0I1opyh/7Z718Zabuh1ueapJ7w+FCigjXWQ8CX uX0jmnJh1x4GxtTocWxM9IwYit3DCGiHbgSx62SXO+5necXW34Qga9M+fzi9ahNqQiNs hJlHAu6BTmOfSN9iawbzPTcDSSBA/aGHOZUH4A7bYL7s4Ca7VPNvOR0QCy44dk8nLwNE 4bhgAVPzElgeivXi1UtNcFHfPQQENVs/3ta8K/C+P0aDswkDiiBV6F0DgNxlJwXSIuNF 33qw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=R71DKHnNpsszAqAd9gp7Tv5CqWiO0+QYaifaOUiuVt4=; b=YzLTfHPfP7fsJ8FQC/pfUpuiaKZ2oCD6hMBazJ/TDUWGVJeNpzpFRQNL3JI7Awmilv CdLDp1LlLS7nFFrImnrCdZL2YTbNEVrlGxuEaoL4XOegmQNpi4H2q8rmmMEAa73EdT2+ F/mU2MwxWZMVM0ygoagi11YA+GNO168Qj6yQ7fUdL6kIy68QDLfrsspeubH6FuxTdalm N1UpCIWZQY/E/VGxhHRdYYI56e+IuXyMxKR2luvF1GlgKY33zfrdnB/qEJgL2ueZjWjB Xy6nkqcwBSNwQ3SxwwqabVfX4zHCQxZMIomcHFXXSTdVmS5OXAhYwnnZqWhl6yQhEbXF Qgxg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=o3vtlF5j; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id c7-20020a814e07000000b002eb6c7b3e38si4708783ywb.112.2022.04.11.17.51.57 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 11 Apr 2022 17:51:57 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=o3vtlF5j; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:52564 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1ne4l5-00025f-Va for patch@linaro.org; Mon, 11 Apr 2022 20:51:52 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:58850) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1ne4Tf-0001vk-Cr for qemu-devel@nongnu.org; Mon, 11 Apr 2022 20:33:52 -0400 Received: from mail-pj1-x1034.google.com ([2607:f8b0:4864:20::1034]:46923) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1ne4Tb-0001sB-ID for qemu-devel@nongnu.org; Mon, 11 Apr 2022 20:33:49 -0400 Received: by mail-pj1-x1034.google.com with SMTP id h15-20020a17090a054f00b001cb7cd2b11dso1037967pjf.5 for ; Mon, 11 Apr 2022 17:33:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=R71DKHnNpsszAqAd9gp7Tv5CqWiO0+QYaifaOUiuVt4=; b=o3vtlF5jyJRiHIqbh36aOpY+arnfp7JyqfPTk2aWKciVTJZ52kkSw8h//l1nRgDpup JUYk+NdzxsTcNN/0ypblg+8JrEZsdcbIk9Uj9pm49FWaNo2DrXtJjE8b0Il9HEpCfxEf U2Mk8HxgMT5LvVZWZd3E8r7ZDB22hioPCLYsAfPuXYuTeEVx+SOsn+AfVxhiXh8taxOa pwTV2/0JiLEraEUPZTDSNXCAMQVEtXZO1DEFFl53Tl34ylVki3VemR3oG7YUGWO0jYT9 5iFxxocd2+s5V0gSJjxoBzVwQeNXk637vY9OvBrakCoU9Lh4Sa4mtn16CmdDECOiQMl6 D6Qg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=R71DKHnNpsszAqAd9gp7Tv5CqWiO0+QYaifaOUiuVt4=; b=pMVNpO85glee2LsHRcYNTTxL91wF4WJUNCZ4PQPZSMgOH/RhURamMegWyABCM+PN5b QNnDKypSrRWjbx31pmTpTRBKAM9BLN+KLGLIRUiPMEyck37dBVHd9hD75OEt2GpVBU3M uyzSKfztkwan4SqS7qIQMCQQFToPCeo584AFxf841mWYmhHGfetCPgL+UxtYVrmaFoP3 QwdbI/aNRbJUU2B2l96WNPp0ymPhTDlOaPxrApi+o1+ERCYQ8LxzxncCnK/ChkeIaCsi W72B05nj+Xj1oHGDpL8tpCMFHOYGcXI1wodBmxDlvjFnZ8/CbmY6EpU7est4I2yiTftE MqWg== X-Gm-Message-State: AOAM533AizbWs+/ltHBJxtwVGdBKachdSx/7qNp47pjPPYqcUF0UEdMH b1qP2K5V/nOjFz9SAjRXtYA24dBmrGZ/DA== X-Received: by 2002:a17:902:74cb:b0:158:2f25:4051 with SMTP id f11-20020a17090274cb00b001582f254051mr15847457plt.29.1649723622316; Mon, 11 Apr 2022 17:33:42 -0700 (PDT) Received: from localhost.localdomain (174-21-142-130.tukw.qwest.net. [174.21.142.130]) by smtp.gmail.com with ESMTPSA id g15-20020a056a0023cf00b004e17e11cb17sm38346669pfc.111.2022.04.11.17.33.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 11 Apr 2022 17:33:41 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v2 16/24] target/arm: Enable FEAT_RAS for -cpu max Date: Mon, 11 Apr 2022 17:33:18 -0700 Message-Id: <20220412003326.588530-17-richard.henderson@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220412003326.588530-1-richard.henderson@linaro.org> References: <20220412003326.588530-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::1034; envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x1034.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Peter Maydell , qemu-arm@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson --- v2: Update emulation.rst --- docs/system/arm/emulation.rst | 1 + target/arm/cpu64.c | 1 + target/arm/cpu_tcg.c | 1 + 3 files changed, 3 insertions(+) diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst index c89c344de1..35b6f7d4de 100644 --- a/docs/system/arm/emulation.rst +++ b/docs/system/arm/emulation.rst @@ -41,6 +41,7 @@ the following architecture extensions: - FEAT_PMULL (PMULL, PMULL2 instructions) - FEAT_PMUv3p1 (PMU Extensions v3.1) - FEAT_PMUv3p4 (PMU Extensions v3.4) +- FEAT_RAS (Reliability, availability, and serviceability) - FEAT_RDM (Advanced SIMD rounding double multiply accumulate instructions) - FEAT_RNG (Random number generator) - FEAT_SB (Speculation Barrier) diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c index 9bed76342f..3525aba610 100644 --- a/target/arm/cpu64.c +++ b/target/arm/cpu64.c @@ -744,6 +744,7 @@ static void aarch64_max_initfn(Object *obj) t = cpu->isar.id_aa64pfr0; t = FIELD_DP64(t, ID_AA64PFR0, FP, 1); /* FEAT_FP16 */ t = FIELD_DP64(t, ID_AA64PFR0, ADVSIMD, 1); /* FEAT_FP16 */ + t = FIELD_DP64(t, ID_AA64PFR0, RAS, 1); /* FEAT_RAS */ t = FIELD_DP64(t, ID_AA64PFR0, SVE, 1); t = FIELD_DP64(t, ID_AA64PFR0, SEL2, 1); /* FEAT_SEL2 */ t = FIELD_DP64(t, ID_AA64PFR0, DIT, 1); /* FEAT_DIT */ diff --git a/target/arm/cpu_tcg.c b/target/arm/cpu_tcg.c index 4ff4f30e89..4aa2eb0841 100644 --- a/target/arm/cpu_tcg.c +++ b/target/arm/cpu_tcg.c @@ -68,6 +68,7 @@ void arm32_max_features(ARMCPU *cpu) t = cpu->isar.id_pfr0; t = FIELD_DP32(t, ID_PFR0, DIT, 1); /* FEAT_DIT */ + t = FIELD_DP32(t, ID_PFR0, RAS, 1); /* FEAT_RAS */ cpu->isar.id_pfr0 = t; t = cpu->isar.id_pfr2;