From patchwork Tue Jun 14 00:42:04 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Alex_Benn=C3=A9e?= X-Patchwork-Id: 581634 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:5806:0:0:0:0 with SMTP id j6csp2469838max; Mon, 13 Jun 2022 17:45:07 -0700 (PDT) X-Google-Smtp-Source: AGRyM1uEsf26Hb8S/2e+EaJOi8WEyor3X/9PvDugRb2jBJ2Yrma4BMX6rQIa/Qq1aqCK/DTB4m6J X-Received: by 2002:ad4:4ae9:0:b0:46a:5726:58c2 with SMTP id cp9-20020ad44ae9000000b0046a572658c2mr1618621qvb.36.1655167507751; Mon, 13 Jun 2022 17:45:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1655167507; cv=none; d=google.com; s=arc-20160816; b=XI1quNVgcBZ81/MelV2e0zC7HY1c/gkr7PCy3te2RoCrm6GJzriW4CBK3SI0TIL8qN bi3XLeCe/1yVFFyWDNyKhkddVgtXMDA4soFQiRDkwQyUZhKCl3mU9oHITRSKCmo15EQ6 29aJBMmbJT0/A6WpXqKaBNkHmGBTqDOcl6qMWD3PMLzjzy3pMWeXeEdMdaq0dVyXj7Sa NSwnM2/pI3407uL6Ze2ZJCJYlfPwhm5l7UT8V+i0cSRGbUag0gGlX43rx2fB6meDsp1X Pbzxhc8P/UQud2pSwQjaM0tBcu+XC0KeNLGSvki8P1Grc59jj6busNBoyccaHrcd9Q/9 kgIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=bZVHqgriaQwh2dR9fDU2lwwmFQGBOo2dO3rG0EeQBO4=; b=kdztIddcCPrWLoFrHz6NRYl4Np0YRtt/Nk12O8PmjRGlNPydiLUNBlVAqbYaxjlaK7 PxnxhKk+wyacKScIfsLPFcH22zDdWJEEZHs1puH6WQerGtNtGeCh06VLTmO5VEw2Cy2M 7mD6sLTamyjnJJO9AgiF/B3dQ7qb2A2HwS76isKiXWaxJO9T8//rLSEDTeU96+lZegK4 hMvbvZDp8I5ejXjs8VX+pM7Y8JaEDckGTiB3ePdPkwaozEmAqW6tNF8Zkt0k9L+R21Ws XipqJmFsGLac/f+Vf5ddiY+9++w1woI1dVW0dImk9ruOGbRjhQIUt0OvF9bYqj0zCnwk BJ3Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=eqRYwDRr; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id x30-20020ac84d5e000000b002f935d30083si3788950qtv.433.2022.06.13.17.45.07 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 13 Jun 2022 17:45:07 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=eqRYwDRr; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:57312 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1o0ug7-0000ig-9H for patch@linaro.org; Mon, 13 Jun 2022 20:45:07 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:48620) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1o0udN-0008MZ-IA for qemu-devel@nongnu.org; Mon, 13 Jun 2022 20:42:17 -0400 Received: from mail-wr1-x42f.google.com ([2a00:1450:4864:20::42f]:39800) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1o0udL-000524-RP for qemu-devel@nongnu.org; Mon, 13 Jun 2022 20:42:17 -0400 Received: by mail-wr1-x42f.google.com with SMTP id x17so9077773wrg.6 for ; Mon, 13 Jun 2022 17:42:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=bZVHqgriaQwh2dR9fDU2lwwmFQGBOo2dO3rG0EeQBO4=; b=eqRYwDRrL+ctyRiz9/NvsfDzqVpXl+cVpj/2s/fGXw0uN0Q88YPqQ7wyXbmYX4YO1C HYRxGsURYFQI9AzKfKjXYvs0G49Y3cPdHNPSPpKWmUYmyo90QXMIqUIwYQnaPtYq9EW5 jEubi/qGBYhtwTa5jYEJDfHncH7zYI+y+YsvTldqy5ma9A32YWfjohYlh0KAOv/KezI/ s9jd2j4HUhAQIy+Te5uuIkanX6VYxkwLUNda/RhglTMnjZoznDdZjLNJRfNjGvYetkWn fHMjmfr9CpjN0woyLNPJCGsDCP8/fgeSPetm5QkfoUIR2v+dOA2/+OrPrCqgbJiQVrl9 ipiQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=bZVHqgriaQwh2dR9fDU2lwwmFQGBOo2dO3rG0EeQBO4=; b=wshis3PXSy/27dQy3bJTTPb4sJ87jW9VmFmX3cF4J+k7+he8wMyraXWrTF0dBEbR3j OGSpGgGrNELRwK5DbWQvNEpQa4uHqh7cMxwyrLelDFOHg0rOmCUIT0f54ODUAEuewiHf tZpKy5jzF0ZMmxzTOfxxm4NYqyjE4Xr1JNQJEpiD4pCcWxPVCSZq7jS4pkxJW/z4ljVq nec+4nbr5KYKdo2COcuXjpSzKIlFx3GFLTTDIhsvCLJZVqyqlAJ1ZtJfvt1CR5132m2p UERQUEnCXqvbjwPoKSZ7P38gt8DDDsKkXy1o+2EA0JBlcYLm16gyIC2l/0Ml11taTixR q+UQ== X-Gm-Message-State: AJIora93wEeU5wyn/qukntwpNXyY+CCydesZufTXmX3HizmE0bvMnN6O bdoHEH6dxlQJNPI03NsL149aig== X-Received: by 2002:a5d:4601:0:b0:20d:53a:2f39 with SMTP id t1-20020a5d4601000000b0020d053a2f39mr2081124wrq.347.1655167333046; Mon, 13 Jun 2022 17:42:13 -0700 (PDT) Received: from zen.linaroharston ([51.148.130.216]) by smtp.gmail.com with ESMTPSA id f6-20020a05600c4e8600b0039c6ce32a2dsm17754732wmq.33.2022.06.13.17.42.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 13 Jun 2022 17:42:09 -0700 (PDT) Received: from zen.lan (localhost [127.0.0.1]) by zen.linaroharston (Postfix) with ESMTP id 41C301FFBA; Tue, 14 Jun 2022 01:42:09 +0100 (BST) From: =?utf-8?q?Alex_Benn=C3=A9e?= To: peter.maydell@linaro.org, richard.henderson@linaro.org Cc: qemu-devel@nongnu.org, =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= , =?utf-8?q?Alex_B?= =?utf-8?q?enn=C3=A9e?= , Paolo Bonzini , Eduardo Habkost Subject: [PULL 2/7] tests/tcg/i386: Use explicit suffix on fist insns Date: Tue, 14 Jun 2022 01:42:04 +0100 Message-Id: <20220614004209.1970284-3-alex.bennee@linaro.org> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220614004209.1970284-1-alex.bennee@linaro.org> References: <20220614004209.1970284-1-alex.bennee@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::42f; envelope-from=alex.bennee@linaro.org; helo=mail-wr1-x42f.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" From: Richard Henderson Fixes a number of assembler warnings of the form: test-i386.c: Assembler messages: test-i386.c:869: Warning: no instruction mnemonic suffix given and no register operands; using default for `fist' Signed-off-by: Richard Henderson Reviewed-by: Philippe Mathieu-Daudé Message-Id: <20220527171143.168276-1-richard.henderson@linaro.org> Signed-off-by: Alex Bennée Message-Id: <20220613171258.1905715-3-alex.bennee@linaro.org> diff --git a/tests/tcg/i386/test-i386-fp-exceptions.c b/tests/tcg/i386/test-i386-fp-exceptions.c index dfb7117c17..d445f13c33 100644 --- a/tests/tcg/i386/test-i386-fp-exceptions.c +++ b/tests/tcg/i386/test-i386-fp-exceptions.c @@ -423,35 +423,35 @@ int main(void) } __asm__ volatile ("fnclex"); - __asm__ volatile ("fistp %0" : "=m" (res_16) : "t" (1.5L) : "st"); + __asm__ volatile ("fistps %0" : "=m" (res_16) : "t" (1.5L) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != PE) { printf("FAIL: fistp inexact\n"); ret = 1; } __asm__ volatile ("fnclex"); - __asm__ volatile ("fistp %0" : "=m" (res_16) : "t" (32767.5L) : "st"); + __asm__ volatile ("fistps %0" : "=m" (res_16) : "t" (32767.5L) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != IE) { printf("FAIL: fistp 32767.5\n"); ret = 1; } __asm__ volatile ("fnclex"); - __asm__ volatile ("fistp %0" : "=m" (res_16) : "t" (-32768.51L) : "st"); + __asm__ volatile ("fistps %0" : "=m" (res_16) : "t" (-32768.51L) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != IE) { printf("FAIL: fistp -32768.51\n"); ret = 1; } __asm__ volatile ("fnclex"); - __asm__ volatile ("fistp %0" : "=m" (res_16) : "t" (ld_nan) : "st"); + __asm__ volatile ("fistps %0" : "=m" (res_16) : "t" (ld_nan) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != IE) { printf("FAIL: fistp nan\n"); ret = 1; } __asm__ volatile ("fnclex"); - __asm__ volatile ("fistp %0" : "=m" (res_16) : "t" (ld_invalid_1.ld) : + __asm__ volatile ("fistps %0" : "=m" (res_16) : "t" (ld_invalid_1.ld) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != IE) { @@ -538,49 +538,49 @@ int main(void) } __asm__ volatile ("fnclex"); - __asm__ volatile ("fisttp %0" : "=m" (res_16) : "t" (1.5L) : "st"); + __asm__ volatile ("fisttps %0" : "=m" (res_16) : "t" (1.5L) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != PE) { printf("FAIL: fisttp inexact\n"); ret = 1; } __asm__ volatile ("fnclex"); - __asm__ volatile ("fisttp %0" : "=m" (res_16) : "t" (32768.0L) : "st"); + __asm__ volatile ("fisttps %0" : "=m" (res_16) : "t" (32768.0L) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != IE) { printf("FAIL: fisttp 32768\n"); ret = 1; } __asm__ volatile ("fnclex"); - __asm__ volatile ("fisttp %0" : "=m" (res_16) : "t" (32768.5L) : "st"); + __asm__ volatile ("fisttps %0" : "=m" (res_16) : "t" (32768.5L) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != IE) { printf("FAIL: fisttp 32768.5\n"); ret = 1; } __asm__ volatile ("fnclex"); - __asm__ volatile ("fisttp %0" : "=m" (res_16) : "t" (-32769.0L) : "st"); + __asm__ volatile ("fisttps %0" : "=m" (res_16) : "t" (-32769.0L) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != IE) { printf("FAIL: fisttp -32769\n"); ret = 1; } __asm__ volatile ("fnclex"); - __asm__ volatile ("fisttp %0" : "=m" (res_16) : "t" (-32769.5L) : "st"); + __asm__ volatile ("fisttps %0" : "=m" (res_16) : "t" (-32769.5L) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != IE) { printf("FAIL: fisttp -32769.5\n"); ret = 1; } __asm__ volatile ("fnclex"); - __asm__ volatile ("fisttp %0" : "=m" (res_16) : "t" (ld_nan) : "st"); + __asm__ volatile ("fisttps %0" : "=m" (res_16) : "t" (ld_nan) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != IE) { printf("FAIL: fisttp nan\n"); ret = 1; } __asm__ volatile ("fnclex"); - __asm__ volatile ("fisttp %0" : "=m" (res_16) : "t" (ld_invalid_1.ld) : + __asm__ volatile ("fisttps %0" : "=m" (res_16) : "t" (ld_invalid_1.ld) : "st"); __asm__ volatile ("fnstsw" : "=a" (sw)); if ((sw & EXC) != IE) { diff --git a/tests/tcg/i386/test-i386.c b/tests/tcg/i386/test-i386.c index 18d5609665..ac8d5a3c1f 100644 --- a/tests/tcg/i386/test-i386.c +++ b/tests/tcg/i386/test-i386.c @@ -866,7 +866,7 @@ void test_fcvt(double a) uint16_t val16; val16 = (fpuc & ~0x0c00) | (i << 10); asm volatile ("fldcw %0" : : "m" (val16)); - asm volatile ("fist %0" : "=m" (wa) : "t" (a)); + asm volatile ("fists %0" : "=m" (wa) : "t" (a)); asm volatile ("fistl %0" : "=m" (ia) : "t" (a)); asm volatile ("fistpll %0" : "=m" (lla) : "t" (a) : "st"); asm volatile ("frndint ; fstl %0" : "=m" (ra) : "t" (a));