From patchwork Tue Dec 20 11:34:35 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 635449 Delivered-To: patch@linaro.org Received: by 2002:a17:522:c983:b0:460:3032:e3c4 with SMTP id kr3csp2862271pvb; Tue, 20 Dec 2022 03:43:14 -0800 (PST) X-Google-Smtp-Source: AA0mqf7znoZG2tTMHQWlCMX10NtD66Z6+4PCKk4j0jr3AR6/fjkWMlsYW0XAd0Ffwq+PHYNVqDJW X-Received: by 2002:a05:622a:4c8d:b0:3a7:ff9c:31da with SMTP id ez13-20020a05622a4c8d00b003a7ff9c31damr64296289qtb.68.1671536594747; Tue, 20 Dec 2022 03:43:14 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671536594; cv=none; d=google.com; s=arc-20160816; b=p2kDSYMW3uM4bsBxrugj34nkpwhhFFypaphCIAPaD0LQcR0RryjKdfRxvuW6ra8ovz Ur3gp1XdVmBkb4pTlnc8bA2cgzraePygWi20WuJutEbdMwCDuu0CSMwYGXZLMlZsTGfD sqzkwAQH/A/C53yToz7WR84wL71hrAh+0pER/uZbex+XAXiPmA/m/FcD+z0n6iT75f5f srwlaTLNHCop5WiB6D0uzJYhQAbZ8ue00riSVIxVSP+QOYOJRcEkJXxxKQdg8KHzwFaO AENhwqODtStWYmSSB+YL66jX7b3b9CTHCLgPE7Zaze7uIXN0U/7l+q53rEv3UFZtZpeg RR5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=gdzWWvFAVV4+oivj4DPQg6Xuoez6wnGV8qup6moGHTI=; b=cB18XREh1SU/9i8IMYeBvzXzzFkpEcFpIz6ym7SaHB253NVpvRSuWYPLLmIbcf1M68 Sxanq+7Wm3JI4OnP3v8FdDBGWLy7HqIWi5rk/oWtti8eok/aaM1HS30P5q6Y25wmCwFU KX8ZNbrjGaPnv29NUj5Qm6Iqt9tkAb8feDQCBs7Dwf8LDpO1xbqgyChEmv8UaqqWfrPz baoA66Nts8fIAfG/+jJNyFRYHMXMPiW+NnDjim8EEplhjVgUbndV8ZFvjTyx/sZ7z7fj kuBFLfvrPj/xHZDylTh1kf0Z2c09jVibiD8wA2wC7QdoHhNObXS6Z7/BM+fUWFwLpntu 02IQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TibMRcw6; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id bl30-20020a05620a1a9e00b006ec51ee19dbsi2819862qkb.346.2022.12.20.03.43.14 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 20 Dec 2022 03:43:14 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TibMRcw6; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1p7atw-0004Q5-QH; Tue, 20 Dec 2022 06:35:16 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1p7atv-0004Ok-Gz for qemu-devel@nongnu.org; Tue, 20 Dec 2022 06:35:15 -0500 Received: from mail-wr1-x430.google.com ([2a00:1450:4864:20::430]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1p7att-0008HX-QS for qemu-devel@nongnu.org; Tue, 20 Dec 2022 06:35:15 -0500 Received: by mail-wr1-x430.google.com with SMTP id i7so11429964wrv.8 for ; Tue, 20 Dec 2022 03:35:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gdzWWvFAVV4+oivj4DPQg6Xuoez6wnGV8qup6moGHTI=; b=TibMRcw6KIonfwEwI185xxkO/Wxp9F20ociO+vaTQT1Y6+8kxmgYM87L6YfyW79s6Q zWBBmU3m++FqzJUb4YcBCcqEiNHQ8nEKcgHRb9HqzMLXbxJ/rkiqK356LQyV2Eexv/0U Z2u5JkFU9Q2FjYc1WA/AvwsquZBbM7ANUnutNvfeUFSw+NZhijbyRZ1x1TJV1A+5pn18 o39BRmeDa1P6HTu60f8L9Plxwulkswl9j7xHX8T5w42pD+2YoSgVvrdoTBv/fAQsy+Y8 c/No7AUmrYbZrG7gtfitZGTYQ2X6p65dG8T3n7BxzwNITlmjoARSUsOT6CkOkL13Hmuo UD2g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=gdzWWvFAVV4+oivj4DPQg6Xuoez6wnGV8qup6moGHTI=; b=h7pkC6Ht8T0gF+GPddMYrY1bs0JZARXVGznnBuMD/q40U1iJZPjYSRtWpNLRK4D4Bx A9evbRWMMTjPa/KtxHOyRUGrs1LhtYpZr6Ey/d+2kGA0nUnVtq/sBTZJie2l69pQaQj4 zN05WlSkoAHdIvDA8e32Ae0u8d9y9yx+vwOwb3R3FKXWSO6T+hyZzM2bVotUnHFeTC+Z PI1jD2ZTAht+hO+jFVcKMCbK24gyiWjt7I1ij0w597ejWZ1cKdq2zdG4JmdjKEx493bI 60PScVFv1O3vNy+qIBtKHuftyc5AQN1lakLolrIbuOpeD9xmTGP3SlqSs89LR5SkQ/WT xVLA== X-Gm-Message-State: ANoB5plWIlW5WredH6F1a2bhRAd6FmlEIbPayBWARNDSYNxfwLkCDdza 4d7UL78M6k7phULqEw3IoDp5CWmJyYebJDC7Cpw= X-Received: by 2002:a5d:48cf:0:b0:236:751a:9cb9 with SMTP id p15-20020a5d48cf000000b00236751a9cb9mr26499991wrs.71.1671536112149; Tue, 20 Dec 2022 03:35:12 -0800 (PST) Received: from localhost.localdomain ([81.0.6.76]) by smtp.gmail.com with ESMTPSA id m16-20020adfe0d0000000b0025d9d13c7e1sm9283739wri.105.2022.12.20.03.35.10 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Tue, 20 Dec 2022 03:35:11 -0800 (PST) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Jiaxun Yang , Thomas Huth , Aurelien Jarno , =?utf-8?q?Philippe_Mathieu-Daud?= =?utf-8?q?=C3=A9?= , =?utf-8?q?Philippe_Mathieu-Daud?= =?utf-8?q?=C3=A9?= , Richard Henderson Subject: [PATCH v2 6/7] hw/mips/meson: Make gt64xxx_pci.c endian-agnostic Date: Tue, 20 Dec 2022 12:34:35 +0100 Message-Id: <20221220113436.14299-7-philmd@linaro.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20221220113436.14299-1-philmd@linaro.org> References: <20221220113436.14299-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::430; envelope-from=philmd@linaro.org; helo=mail-wr1-x430.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org From: Philippe Mathieu-Daudé The single machine using this device explicitly sets its endianness. We don't need to set a default. This allow us to remove the target specificity from the build system. Signed-off-by: Philippe Mathieu-Daudé Message-Id: <20221209151533.69516-7-philmd@linaro.org> Reviewed-by: Richard Henderson --- hw/mips/gt64xxx_pci.c | 2 +- hw/mips/meson.build | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/hw/mips/gt64xxx_pci.c b/hw/mips/gt64xxx_pci.c index 4cafc76a23..bd0e23d2d8 100644 --- a/hw/mips/gt64xxx_pci.c +++ b/hw/mips/gt64xxx_pci.c @@ -1225,7 +1225,7 @@ static const TypeInfo gt64120_pci_info = { static Property gt64120_properties[] = { DEFINE_PROP_BOOL("cpu-little-endian", GT64120State, - cpu_little_endian, !TARGET_BIG_ENDIAN), + cpu_little_endian, false), DEFINE_PROP_END_OF_LIST(), }; diff --git a/hw/mips/meson.build b/hw/mips/meson.build index 6ccd385df0..152103f15f 100644 --- a/hw/mips/meson.build +++ b/hw/mips/meson.build @@ -3,7 +3,7 @@ mips_ss.add(files('bootloader.c', 'mips_int.c')) mips_ss.add(when: 'CONFIG_FW_CFG_MIPS', if_true: files('fw_cfg.c')) mips_ss.add(when: 'CONFIG_LOONGSON3V', if_true: files('loongson3_bootp.c', 'loongson3_virt.c')) mips_ss.add(when: 'CONFIG_MALTA', if_true: files('malta.c')) -mips_ss.add(when: 'CONFIG_GT64120', if_true: files('gt64xxx_pci.c')) +softmmu_ss.add(when: 'CONFIG_GT64120', if_true: files('gt64xxx_pci.c')) mips_ss.add(when: 'CONFIG_MIPS_CPS', if_true: files('cps.c')) if 'CONFIG_TCG' in config_all