From patchwork Tue Jul 4 14:49:57 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 698941 Delivered-To: patch@linaro.org Received: by 2002:adf:fcc5:0:0:0:0:0 with SMTP id f5csp2314677wrs; Tue, 4 Jul 2023 07:51:32 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5nQUk28vzwnwI9/axU5FGyE5QaDLXoX2URiwIxxoZkpxX9tUzqnh1yrctAy+QqIPqIgdJB X-Received: by 2002:a05:622a:1910:b0:403:35b7:c030 with SMTP id w16-20020a05622a191000b0040335b7c030mr16216361qtc.59.1688482291907; Tue, 04 Jul 2023 07:51:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1688482291; cv=none; d=google.com; s=arc-20160816; b=Wsf8wGnW2e97IeI0ptXdyiAYVvSBphCw02TQRojmhMzNkhFtLjayJjEtUM42k2gXIP qv2zzbtMT+icGobupnWtj6E8tCjdILiNp3Ek6mdMiBgwSRn4LNAeKqtvLbPvx8r7VtwI hcxvZeAka3q6Be91riOkyYR+s5fRfb7A+Zj/Lsr6ZT0XpefAeAFpZRS24AQAfOIlsett if16qD8G8GhJDa5n5qXx2Lrgjf7QNAkdekm0QzotkdlZ/Yv9zFzEb9tF4PeU/GM7t3Il AYIZC9OlJoUCHJ+pEhzRMSQve8xzch5L6kHEZPFgZgluGZYzsApLdrTTJg2lLrQn90Er QHBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=gOIzLPOnHecDCNWW1WAVm9BTrVEQSroQYADUt2FEwKw=; fh=Lngrjms14biHE1uwg3hJItOsHUc/fKOP3kWz84zgU0I=; b=cTq+ltBniSEm2gvRJtxS71rFHvhGEP10jme/D2egHAFZK9Sdi1k/OUf4nl83ygWtol 0shaDh4iHZej5v7qo/cxYqTSp1OzvjCw/5UpGJESLmcYSWc2rAZeymQ2WkRymNPLsY4m //lWBm73qVdaA1RWlNyGtW8qqnIuHiGBFgB2JXNvbyvJNkBcs+0x190IaxMufen4MWeZ AteW7eNbyiSh//kjPecOMzzDyCTtooZRCptoljj0tDkJoLLWmbz3avXgVy2FCi5oM+Qs l1G4Y7WnQ/cODDp1O3Z6OvCi9sKpQdKSqZ2p45XiFukcmXu1AEN0lxw4rKVhJNUAnkR+ iAVw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tLJM0vQs; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id w12-20020ac857cc000000b003f69abc8e60si13352758qta.339.2023.07.04.07.51.31 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 04 Jul 2023 07:51:31 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tLJM0vQs; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qGhN6-00049z-80; Tue, 04 Jul 2023 10:51:20 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qGhMe-0003nP-Gt for qemu-devel@nongnu.org; Tue, 04 Jul 2023 10:50:49 -0400 Received: from mail-wr1-x42b.google.com ([2a00:1450:4864:20::42b]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1qGhMU-0002zJ-3h for qemu-devel@nongnu.org; Tue, 04 Jul 2023 10:50:43 -0400 Received: by mail-wr1-x42b.google.com with SMTP id ffacd0b85a97d-307d20548adso6297784f8f.0 for ; Tue, 04 Jul 2023 07:50:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1688482235; x=1691074235; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gOIzLPOnHecDCNWW1WAVm9BTrVEQSroQYADUt2FEwKw=; b=tLJM0vQsru0+TU+0rZ7SyswPc2vgJ3H4a72Qg9FG0tQi+6YnROEc3BpPB3APRt4pJn TfA/XghcUuNHaoGwW1bdvaUn4SxUo5+3/gU17iSqNyDk5xTJjE5j3bJvZqdacQtlfjZY ZN7nbzcEqOlKtTol12hja8+VEOYuPwj94YGDqaWm4uI9cKIA5q6KAtPFQrcm/cEqFY45 v9GGllsTQrF8BAIeGnKpC++/Frx+JsRtxf1EAlnuN8uNY8WURZRdy+eOMFMzIHi7b+hF hwSghL2JaF14NUYjYOWRVAoCGsMkahe+CKaOuDKufjO66MO7rdk+T28p34aMM/c0nqi0 cgBg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1688482235; x=1691074235; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=gOIzLPOnHecDCNWW1WAVm9BTrVEQSroQYADUt2FEwKw=; b=V0TrID2xYqi1HicR+jA+fzU9HDd4n2WQIGJx6R/+m8FsszAGDnmxk2jJuGZ+rjWQ7b f3tMy88SAoiCT8sy1lM21OdJkg52u5NeJ42HXP6xtiCcBqk8sVM0aXk2tVqB6BLazRwH lcCYRrrPQaEd5aNG14zeD61B5G38aOuvJilMBnDkPbVROf7vu7PJ0n/r758CV0nWMdB5 dc/7L/fbMuE9khhofhTZmMokKugL2dKHC9b16K3PHYqIYlVawgZCWZViYfwobmBew3qu 8wpCXuQgMSoV6lJee8PlXMHC49Kiz9l4+pvSu/K2gjgmKO6Am+p+E1rCRYJxSrNeFn3r u9GQ== X-Gm-Message-State: ABy/qLYfvNT2AAPy3zwIZ5SAuRGwoCRqKg4ejwRK2KDSKCish4sla8mv 0KKKhaZ0zM3n8PNr5fMCxKCkDHYqit9+Hk72U+4= X-Received: by 2002:adf:fe02:0:b0:307:8c47:a266 with SMTP id n2-20020adffe02000000b003078c47a266mr9066354wrr.61.1688482235763; Tue, 04 Jul 2023 07:50:35 -0700 (PDT) Received: from localhost.localdomain ([176.176.157.122]) by smtp.gmail.com with ESMTPSA id h9-20020adff189000000b003143c532431sm3293979wro.27.2023.07.04.07.50.34 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Tue, 04 Jul 2023 07:50:35 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Thomas Huth , qemu-arm@nongnu.org, Peter Maydell , Paolo Bonzini , Mark Cave-Ayland , Sergey Kambalin , =?utf-8?q?Philippe_Mathieu-Daud?= =?utf-8?q?=C3=A9?= Subject: [PATCH v2 04/19] hw/timer/arm_timer: CamelCase rename icp_pit_state -> IntegratorPIT Date: Tue, 4 Jul 2023 16:49:57 +0200 Message-Id: <20230704145012.49870-5-philmd@linaro.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20230704145012.49870-1-philmd@linaro.org> References: <20230704145012.49870-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::42b; envelope-from=philmd@linaro.org; helo=mail-wr1-x42b.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Following docs/devel/style.rst guidelines, rename icp_pit_state using CamelCase as IntegratorPIT (PIT is an acronym). Signed-off-by: Philippe Mathieu-Daudé Reviewed-by: Peter Maydell Reviewed-by: Richard Henderson --- hw/timer/arm_timer.c | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/hw/timer/arm_timer.c b/hw/timer/arm_timer.c index 0e5d5d0f6d..c741e89cb4 100644 --- a/hw/timer/arm_timer.c +++ b/hw/timer/arm_timer.c @@ -327,9 +327,9 @@ static void sp804_class_init(ObjectClass *klass, void *data) /* Integrator/CP timer module. */ #define TYPE_INTEGRATOR_PIT "integrator_pit" -OBJECT_DECLARE_SIMPLE_TYPE(icp_pit_state, INTEGRATOR_PIT) +OBJECT_DECLARE_SIMPLE_TYPE(IntegratorPIT, INTEGRATOR_PIT) -struct icp_pit_state { +struct IntegratorPIT { SysBusDevice parent_obj; MemoryRegion iomem; @@ -339,7 +339,7 @@ struct icp_pit_state { static uint64_t icp_pit_read(void *opaque, hwaddr offset, unsigned size) { - icp_pit_state *s = opaque; + IntegratorPIT *s = opaque; int n; /* ??? Don't know the PrimeCell ID for this device. */ @@ -355,7 +355,7 @@ static uint64_t icp_pit_read(void *opaque, hwaddr offset, static void icp_pit_write(void *opaque, hwaddr offset, uint64_t value, unsigned size) { - icp_pit_state *s = opaque; + IntegratorPIT *s = opaque; int n; n = offset >> 8; @@ -375,7 +375,7 @@ static const MemoryRegionOps icp_pit_ops = { static void icp_pit_init(Object *obj) { - icp_pit_state *s = INTEGRATOR_PIT(obj); + IntegratorPIT *s = INTEGRATOR_PIT(obj); SysBusDevice *dev = SYS_BUS_DEVICE(obj); /* Timer 0 runs at the system clock speed (40MHz). */ @@ -399,7 +399,7 @@ static const TypeInfo arm_timer_types[] = { { .name = TYPE_INTEGRATOR_PIT, .parent = TYPE_SYS_BUS_DEVICE, - .instance_size = sizeof(icp_pit_state), + .instance_size = sizeof(IntegratorPIT), .instance_init = icp_pit_init, }, {