From patchwork Mon May 10 06:30:54 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Masami Hiramatsu X-Patchwork-Id: 433030 Delivered-To: patch@linaro.org Received: by 2002:a02:c901:0:0:0:0:0 with SMTP id t1csp2564286jao; Sun, 9 May 2021 23:31:11 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz/PTHPOIzcukO0TyQwsvAZYKnjv3EpT7wVNGjdZofxyZKmWsDF9j5u3K1NAK/Wp8mCdq2q X-Received: by 2002:a17:906:33d8:: with SMTP id w24mr23645806eja.28.1620628270844; Sun, 09 May 2021 23:31:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620628270; cv=none; d=google.com; s=arc-20160816; b=kMY59Wuvpkto5JMrcrj/ylh9SXIhtYIjtlKlKX6PjTryjTFZv96srgN1W7G3Hi7IeF GS2/xXW+xFTsGpuEB6gkbRx72KUMgwHiTD084G12dsKUrWVKs4W5ARdC0r/TDHYCB7L9 JXFoHRS+EaypLYluE8yc+6Wse91mH9jPn6a+3peAprHLxVeDr6UTdWZMZNqP/YXQO9Fw 9GOnoIZBCcSKKLihZg5nUBLySSpTmKoto3aGBNCsL/OH8mPrLJqgsW5ENwEp7zjBER+y lNZ0ZCQdVxnMXxgYIWApmrFMtdLgzyhhUe9lfMJ9FXuOQqIlasvqKmIideLTkwDeCcxk mQ6g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:user-agent:message-id:date:subject:cc:to:from :dkim-signature; bh=LgW+LS3ZBZMnBZhFW0gBiwpq8LZMx+wIJVAY+S3qvk0=; b=XRHbLnMwVbUCZKs7yW8RHbWcy/LI7IDguMeLVbvLo8PTIWRedxAIiqQ/hDicAppWrm mD/YabWp2M/RjRqU3VI8JjLbf3dVkHxqj24z6aqTjvcqsagQcGdUbSfyUWblhbOghZn/ qNy6zZ6ig0GNSQw4nUQNRP1fxR3XG/h+lFespy6nJJR1IUKwzjY0A4ARJThWnpPurEgG RikZHDmqZb7yAPF5Mc1qKELiqCOHn6J7t7THlXVtDjOpoDAa1lsulxKhrNweZ2QW+1JS t3OfjIPJCC/MD6uHvml49FT1KJpnDErPleVp7eNsnbopyKIZxIJ/C+GtPJpDyIFcO4uY 1XAA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CHJv88XU; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [85.214.62.61]) by mx.google.com with ESMTPS id go43si12361057ejc.620.2021.05.09.23.31.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 09 May 2021 23:31:10 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) client-ip=85.214.62.61; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CHJv88XU; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 2B42582AD2; Mon, 10 May 2021 08:31:08 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="CHJv88XU"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 283CA82AD2; Mon, 10 May 2021 08:31:06 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,SPF_HELO_NONE autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-pf1-x42b.google.com (mail-pf1-x42b.google.com [IPv6:2607:f8b0:4864:20::42b]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 3B59882AFD for ; Mon, 10 May 2021 08:31:01 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=masami.hiramatsu@linaro.org Received: by mail-pf1-x42b.google.com with SMTP id b21so5818513pft.10 for ; Sun, 09 May 2021 23:31:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:user-agent:mime-version :content-transfer-encoding; bh=LgW+LS3ZBZMnBZhFW0gBiwpq8LZMx+wIJVAY+S3qvk0=; b=CHJv88XUKdHXPTrE+pCsIuar0/4HPAsEltPhsukQYQv5E1SEO6/V53WqLmCB1qZd4p F+d+VCG1Yyvn9Ey3gm6nY13Kg/6l8ZCcpM1r8y/JLCeNkc9BTyRtn1IWaGQLgCurYkOu KvEJOcG5bGqYuwHmOFwnHjNFM8vciVR2g2hqWBewycpPJajSY9wKI5BBwUtAPyPCRU2w Ihsp+Ti7VK5Bu8MiezO1VS9e61QxaFg00PoAJHsHWiM6a4HWxjlTIzPv3zx5aFxN4l9n OtPFqtInK1ImbOynOnSwAAlxWALWyCi/LqDebW78kqO4xo/aHAXe8nvIXp8+nCLYRf5O uT6Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:user-agent :mime-version:content-transfer-encoding; bh=LgW+LS3ZBZMnBZhFW0gBiwpq8LZMx+wIJVAY+S3qvk0=; b=GST/kVLa6wicsWL9AyHc9UzKsdNUSM5p4e/QieDwP/OL109WDpknd+ChT7P1eFQfLH GZJ4J5WDQOHVXjXWgA3NqEi9WFTvomOKnKXw9F9T18g1wxPHhsVIP9mEp8Z7m8uPMOg1 smnNieUQ79OxpnHtG2roMvpWpypXcjhL1tkhKL5UX4FMRD9y2kkypk/i23Tjxx5w0hdw m9sOPCbD4BAPpmuDFNLjBCv2RAeFiPUx8/ZJjy3LCXsa4x8ICKzxkv1kNJGadxRqsCjm rdARDYKVwLww6owE7XA9dUHirOha0v9jvV7ZqALxjiZ8IlyGarGGqmMDE2A6P38tw3Pd u0ew== X-Gm-Message-State: AOAM531nAx7CeXTqOmcQQFnC4vq3+STeIo8DUV/kITq42z+9uoqIhqV0 GmeKsNMgub+Qz8gjfVJvQfwCzQ== X-Received: by 2002:a63:e53:: with SMTP id 19mr23018787pgo.259.1620628259533; Sun, 09 May 2021 23:30:59 -0700 (PDT) Received: from localhost.localdomain (NE2965lan1.rev.em-net.ne.jp. [210.141.244.193]) by smtp.gmail.com with ESMTPSA id hi8sm10142888pjb.34.2021.05.09.23.30.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 09 May 2021 23:30:59 -0700 (PDT) From: Masami Hiramatsu To: Peng Fan , Simon Glass , Tom Rini , Heinrich Schuchardt , Alexander Graf , Jagan Teki , Vignesh R , Joe Hershberger , Ramon Fried , Sughosh Ganu Cc: Masami Hiramatsu , Jassi Brar , Ilias Apalodimas , Masahisa Kojima , Takahiro Akashi , Tim Harvey , Bin Meng , u-boot@lists.denx.de Subject: [PATCH v3 00/14] arm64: synquacer: Add SynQuacer/DeveloperBox support Date: Mon, 10 May 2021 15:30:54 +0900 Message-Id: <162062825393.501222.13616174511857694530.stgit@localhost> X-Mailer: git-send-email 2.25.1 User-Agent: StGit/0.19 MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.102.4 at phobos.denx.de X-Virus-Status: Clean Hello, Here is the 3rd version of the series (including some fixes for build errors) to add SynQuacer/DeveloperBox 96board EE suport on U-Boot. This series includes not only DeveloperBox support but also some fixes for the issues which I faced while porting U-Boot on the DeveloperBox. First 3 patches are fixes, next 1 patch is a code cleanup for generic gpio for arm. The next 7 patches adding DeveloperBox devices and board support. The last 2 patches are related to the UEFI capsule update. Previous version is here: https://lists.denx.de/pipermail/u-boot/2021-April/447529.html Changes in v3 ------------- I've dropped the spi-nor-ids update patch because it causes a regression. [01/14]: - To enable USB XHCI support, I pick my pci patch again in this version. [05/14]: - Change the config name to positive and selected by the opposite CONFIG_ARCH_*. (Build checked by Github CI) [07/14]: - Rename config name to MMC_SDHCI_F_SDH30. - Remove unneeded wait in drivers/mmc/sdhci.c. - Rename probe function to f_sdh30_sdhci_probe. [10/14]: - Use generic nor flash instead of specific mx25u51245g. (chip parameters will be searched by the register value) [11/14]: - Enable CONFIG_MMC_SDHCI_F_SDH30. - Enable CONFIG_CMD_GENERIC (fstype command) for distro boot. - Remove unneeded CONFIG_ONLY_GENERIC_GPIO. [12/14]: New patch to fix DFU error on MTD (for Capsule update) [13/14]: - Fix a typo in dfu_alt_info. DeveloperBox ============ DeveloperBox is a certified 96boards Enterprise Edition board. The board/SoC has: - * Socionext SC2A11 24-cores ARM Cortex-A53 on tbe Mini-ATX form factor motherboard * 4 DIMM slots (4GB DDR4-2400 UDIMM shipped by default) * 1 4xPCIe Gen2 slot and 2 1xPCIe Gen2 slots (1x slots are connected via PCIe bridge chip) * 4 USB-3.0 ports * 2 SATA ports * 1 GbE network port * 1 USB-UART serial port (micro USB) * 64MB SPI NOR Flash * 8GB eMMC Flash Storage * 96boards LS connector The DeveloperBox schematic can be found here: - https://www.96boards.org/documentation/enterprise/developerbox/hardware-docs/mzsc2am_v03_20180115_a.pdf And the other documents can be found here: - https://www.96boards.org/documentation/enterprise/developerbox/ Currently, the U-Boot port supports: - * USB * eMMC * SPI-NOR * SATA * GbE The DeveloperBox boots the TF-A and EDK2 as a main bootloader by default. The DeveloperBox U-Boot port will replace the EDK2 and boot from TF-A as BL33, but no need to combine with it. Thank you, --- Jassi Brar (3): mmc: synquacer: Add SynQuacer F_SDH30 SDHCI driver spi: synquacer: Add HSSPI SPI controller driver for SynQuacer net: synquacer: Add netsec driver Masami Hiramatsu (11): pci: Update the highest subordinate bus number for bridge setup ata: ahci-pci: Use scsi_ops to initialize ops dm: pci: Skip setting VGA bridge bits if parent device is the host bus efi: Fix to use null handle to create new handle for efi_fmp_raw gpio: Introduce CONFIG_GPIO_EXTRA_HEADER to cleanup #ifdefs pci: synquacer: Add SynQuacer ECAM based PCIe driver ARM: dts: synquacer: Add device trees for DeveloperBox board: synquacer: Add DeveloperBox 96boards EE support dfu_mtd: Ignore non-implemented lock device failure doc: qemu: arm64: Fix the documentation of capsule update configs: synquacer: Enable EFI capsule update support arch/arm/Kconfig | 108 ++ arch/arm/dts/Makefile | 2 arch/arm/dts/synquacer-sc2a11-caches.dtsi | 73 + .../dts/synquacer-sc2a11-developerbox-u-boot.dtsi | 57 + arch/arm/dts/synquacer-sc2a11-developerbox.dts | 56 + arch/arm/dts/synquacer-sc2a11.dtsi | 595 ++++++++++ arch/arm/include/asm/gpio.h | 8 board/socionext/developerbox/Kconfig | 36 + board/socionext/developerbox/MAINTAINERS | 13 board/socionext/developerbox/Makefile | 9 board/socionext/developerbox/developerbox.c | 145 +++ configs/synquacer_developerbox_defconfig | 109 ++ doc/board/emulation/qemu_capsule_update.rst | 11 doc/board/index.rst | 1 doc/board/socionext/developerbox.rst | 87 ++ doc/board/socionext/index.rst | 9 drivers/ata/ahci-pci.c | 2 drivers/dfu/dfu_mtd.c | 2 drivers/mmc/Kconfig | 10 drivers/mmc/Makefile | 1 drivers/mmc/f_sdh30.c | 81 + drivers/net/Kconfig | 8 drivers/net/Makefile | 1 drivers/net/sni_netsec.c | 1134 ++++++++++++++++++++ drivers/pci/Kconfig | 12 drivers/pci/Makefile | 1 drivers/pci/pci-uclass.c | 6 drivers/pci/pcie_ecam_synquacer.c | 600 +++++++++++ drivers/spi/Kconfig | 8 drivers/spi/Makefile | 1 drivers/spi/spi-synquacer.c | 491 +++++++++ include/configs/synquacer.h | 112 ++ lib/efi_loader/efi_capsule.c | 2 33 files changed, 3774 insertions(+), 17 deletions(-) create mode 100644 arch/arm/dts/synquacer-sc2a11-caches.dtsi create mode 100644 arch/arm/dts/synquacer-sc2a11-developerbox-u-boot.dtsi create mode 100644 arch/arm/dts/synquacer-sc2a11-developerbox.dts create mode 100644 arch/arm/dts/synquacer-sc2a11.dtsi create mode 100644 board/socionext/developerbox/Kconfig create mode 100644 board/socionext/developerbox/MAINTAINERS create mode 100644 board/socionext/developerbox/Makefile create mode 100644 board/socionext/developerbox/developerbox.c create mode 100644 configs/synquacer_developerbox_defconfig create mode 100644 doc/board/socionext/developerbox.rst create mode 100644 doc/board/socionext/index.rst create mode 100644 drivers/mmc/f_sdh30.c create mode 100644 drivers/net/sni_netsec.c create mode 100644 drivers/pci/pcie_ecam_synquacer.c create mode 100644 drivers/spi/spi-synquacer.c create mode 100644 include/configs/synquacer.h -- Masami Hiramatsu